參數(shù)資料
型號: V59C1G01808QBLF-19A
廠商: PROMOS TECHNOLOGIES INC
元件分類: DRAM
英文描述: DDR DRAM, PBGA68
封裝: ROHS COMPLIANT, FBGA-68
文件頁數(shù): 5/80頁
文件大?。?/td> 971K
代理商: V59C1G01808QBLF-19A
13
ProMOS TECHNOLOGIES
V59C1G01(408/808)QB
V59C1G01(408/808)QB Rev. 1.1 December 2008
Off-Chip Driver (OCD) Impedance Adjustment
DDR2 SDRAM supports driver calibration feature and the flow chart below is an example of the sequence.
Every calibration mode command should be followed by “OCD calibration mode exit” before any other com-
mand being issued. MRS should be set before entering OCD impedance adjustment and ODT (On Die Termi-
nation) should be carefully controlled depending on system environment.
Start
EMRS: Drive(1)
DQ & DQS High:DQS Low
Test
EMRS: OCD calibration mode exit
EMRS :
Enter Adjust Mode
BL=4 code input to all
DQs
Inc, Dec, or NOP
EMRS: OCD calibration mode exit
EMRS: Drive(0)
DQ & DQS Low:DQS High
Test
EMRS: OCD calibration mode exit
EMRS :
Enter Adjust Mode
BL=4 code input to all
DQs
Inc, Dec, or NOP
EMRS: OCD calibration mode exit
Need Calibration
EMRS: OCD calibration mode exit
ALL OK
EMRS: OCD calibration mode exit
End
相關(guān)PDF資料
PDF描述
V5F110BB3 SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.5A, 125VDC, 2.4mm, PANEL MOUNT
V62/07602-02XE 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 2.5 V, PDSO6
V62/07602-03XE 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 3 V, PDSO6
V62C2162048LL-100T 128K X 16 STANDARD SRAM, 100 ns, PDSO44
V62C2162048L-45T 128K X 16 STANDARD SRAM, 45 ns, PDSO44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V5A010CB 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER
V5A010CB 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER
V5A010CB4D 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER
V5A010CB4D 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER
V5A010CB4E 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER