- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202173 > V59C1G01808QBLF-19A (PROMOS TECHNOLOGIES INC) DDR DRAM, PBGA68 PDF資料下載
參數(shù)資料
| 型號： | V59C1G01808QBLF-19A |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | DDR DRAM, PBGA68 |
| 封裝： | ROHS COMPLIANT, FBGA-68 |
| 文件頁數(shù)： | 30/80頁 |
| 文件大?。?/td> | 971K |
| 代理商： | V59C1G01808QBLF-19A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
36
V59C1G01(408/808)QB Rev. 1.1 December 2008
ProMOS TECHNOLOGIES
V59C1G01(408/808)QB
Precharge Command
The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Com-
mand is triggered when CS, RAS and WE are low and CAS is high at the rising edge of the clock. The Pre-
charge Command can be used to precharge each bank independently or all banks simultaneously. Four
address bits A10, BA2, BA1 and BA0 are used to define which bank to precharge when the command is
issued.
Bank Selection for Precharge by Address Bits
A10
BA0
BA1
Precharge
Bank(s)
LOW
Bank 0 only
LOW
HIGH
Bank 1 only
LOW
HIGH
LOW
Bank 2 only
LOW
HIGH
Bank 3 only
BA2
LOW
HIGH
LOW
Bank 4 only
A10
BA0
BA1
Precharge
Bank(s)
LOW
Bank 6 only
LOW
HIGH
Bank 7 only
All Banks
BA2
Bank 5 only
HIGH
LOW
HIGH
Don't Care
Burst Read Operation Followed by a Precharge
The following rules apply as long as the tRTP timing parameter - Internal Read to Precharge Command delay
time - is less or equal two clocks, which is the case for operating frequencies less or equal 266 Mhz (DDR2
400 and 533 speed sorts):
Minimum Read to Precharge command spacing to the same bank = AL + BL/2 clocks. For the earliest possi-
ble precharge, the precharge command may be issued on the rising edge which is “Additive Latency (AL) +
BL/2 clocks” after a Read Command, as long as the minimum tRAS timing is satisfied.
A new bank active command may be issued to the same bank if the following two conditions are satisfied
simultaneously:
(1) The RAS precharge time (tRP) has been satisfied from the clock at which the precharge begins.
(2) The RAS cycle time (tRCmin) from the previous bank activation has been satisfied.
For operating frequencies higher than 266 MHz, tRTP becomes > 2 clocks and one additional clock cycle
has to be added for the minimum Read to Precharge command spacing, which now becomes AL + BL/2 + 1
clocks.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V5F110BB3 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.5A, 125VDC, 2.4mm, PANEL MOUNT |
| V62/07602-02XE | 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 2.5 V, PDSO6 |
| V62/07602-03XE | 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 3 V, PDSO6 |
| V62C2162048LL-100T | 128K X 16 STANDARD SRAM, 100 ns, PDSO44 |
| V62C2162048L-45T | 128K X 16 STANDARD SRAM, 45 ns, PDSO44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4E | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。