- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202173 > V59C1G01808QBLF-19A (PROMOS TECHNOLOGIES INC) DDR DRAM, PBGA68 PDF資料下載
參數(shù)資料
| 型號： | V59C1G01808QBLF-19A |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | DDR DRAM, PBGA68 |
| 封裝： | ROHS COMPLIANT, FBGA-68 |
| 文件頁數(shù)： | 24/80頁 |
| 文件大?。?/td> | 971K |
| 代理商： | V59C1G01808QBLF-19A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
30
V59C1G01(408/808)QB Rev. 1.1 December 2008
ProMOS TECHNOLOGIES
V59C1G01(408/808)QB
Burst Write Command
The Burst Write command is initiated by having CS, CAS and WE low while holding RAS high at the rising
edge of the clock. The address inputs determine the starting column address. Write latency (WL) is defined
by a read latency (RL) minus one and is equal to (AL + CL -1). A data strobe signal (DQS) should be driven
low (preamble) one clock prior to the WL. The first data bit of the burst cycle must be applied to the DQ pins
at the first rising edge of the DQS following the preamble. The tDQSS specification must be satisfied for write
cycles. The subsequent burst bit data are issued on successive edges of the DQS until the burst length is
completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored. The DQ
signal is ignored after the burst write operation is complete. The time from the completion of the burst write to
bank precharge is named “write recovery time” (tWR) and is the time needed to store the write data into the
memory array. tWR is an analog timing parameter (see the AC table in this specification) and is not the pro-
grammed value for WR in the MRS.
Basic Burst Write Timing
DQS,
DQS
t DQSH
tDQSL
t WPRE
WPST
t
Din
t DS
t DH
Burst Write Operation : RL = 5 (AL = 2, CL = 3), WL = 4, BL = 4
NOP
Precharge
NOP
WRITE A
Post CAS
T0
T2
T1
T3
T4
T5
T6
T7
Tn
WL = RL-1 = 4
BW543
CMD
DQ
NOP
DIN A0 DIN A1 DIN A2 DIN A3
<= tDQSS
tWR
Completion of
the Burst Write
DQS,
DQS
CK, CK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V5F110BB3 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.5A, 125VDC, 2.4mm, PANEL MOUNT |
| V62/07602-02XE | 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 2.5 V, PDSO6 |
| V62/07602-03XE | 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 3 V, PDSO6 |
| V62C2162048LL-100T | 128K X 16 STANDARD SRAM, 100 ns, PDSO44 |
| V62C2162048L-45T | 128K X 16 STANDARD SRAM, 45 ns, PDSO44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4E | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。