- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225145 > SAA5667HL/NNNN (NXP SEMICONDUCTORS) 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | SAA5667HL/NNNN |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-407-1, LQFP-100 |
| 文件頁數(shù)： | 56/112頁 |
| 文件大?。?/td> | 537K |
| 代理商： | SAA5667HL/NNNN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
2004 Sep 03
48
Philips Semiconductors
Product specication
Enhanced TV microcontrollers with
On-Screen Display (OSD)
SAA56xx
18 UART PERIPHERAL
The 80C51 microcontroller incorporates a full duplex
UART with a single byte receive buffer, meaning that it can
commence reception of a second byte before the first is
read from the receive buffer. This register is implemented
twice. Writing to S0BUF writes to the transmit buffer.
Reading from S0BUF reads from the receive buffer. Only
hardware can read from the transmit buffer and write to the
receive buffer.
For further details please refer to the
“SAA56xx UART
Operation Application Note SPG/AN01010”.
The UARTs TX and RX pins connect to P0.1 and P0.0,
respectively.
Two registers (S0CON, S0BUF) and one bit (SMOD in
PCON register) control the UART.
Table 19 UART Special Function Registers
18.1
UART modes
The serial port can operate in four modes:
Mode 0: Serial data enters and exits through RX. TX
outputs the shift clock. Eight bits are transmitted and
received (LSB first). The baud rate is fixed at 1
6fclk.
Mode 1: Ten bits are transmitted (through TX) or
received (through RX): a start bit (logic 0), eight data bits
(LSB first) and a stop bit (logic 1). On receive, the stop
bit goes into RB8 in SFR S0CON. The baud rate can be
varied at either Timer 1 or Timer 2 overflow rate.
Mode 2: Eleven bits are transmitted (through TX) or
received (through RX): start bit (logic 0), eight data bits
(LSB first), a 9th data bit and a stop bit (logic 1).
On transmit, the 9th data bit, TB8 in S0CON, can be
assigned the value of logic 0 or logic 1. For example, the
parity bit could be moved into TB8. On receive, the 9th
data bit goes into RB8 in S0CON, while the stop bit is
ignored. The baud rate can be programmed to either
1
32fclk or 116fclk.
Mode 3: Eleven bits are transmitted (through TX) or
received (through RX): a start bit (logic 0), eight data bits
(LSB first), a 9th data bit and a stop bit (logic 1). In fact,
Mode 3 is the same as Mode 2 in all respects except
baud rate. The baud rate can be varied at either Timer 1
or Timer 2 overflow rate.
In all four modes, transmission is initiated by any
instruction that uses S0BUF as a destination register.
Reception is initiated in Mode 0 by the condition RI = 0 and
REN = 1. In the other modes, reception is initiated by the
incoming start bit if REN = 1.
18.2
UART multiprocessor communications
Modes 2 and 3 have a special provision for multiprocessor
communications. In these modes, nine data bits are
received. The 9th bit goes into RB8, followed by a stop bit.
The port can be programmed such that when the stop bit
is received, the serial port interrupt will be activated only if
RB8 = 1. This feature is enabled by setting bit SM2 in
S0CON. A way to use this feature in multiprocessor
systems is as follows.
When the master processor wants to transmit a block of
data to one of several slaves, it first sends out an address
byte which identifies the target slave. An address byte
differs from a data byte. The 9th bit is logic 1 in an address
byte and logic 0 in a data byte. With SM2 = 1, no slave will
be interrupted by a data byte reception.
An address byte, however, will interrupt all slaves, so that
each slave can examine the received byte and see if it is
being addressed. The addressed slave will clear its SM2
bit and prepare to receive the data bytes that will follow.
The slaves that were not being addressed leave their
SM2 bits set and carry on the task they were performing.
Bit SM2 has no effect in Mode 0; in Mode 1, it can be used
to check the validity of the stop bit. When receiving in
Mode 1 (if SM2 = 1), the receive interrupt will not be
activated unless a valid stop bit is received.
18.3
S0BUF registers
This register is implemented twice. Writing to S0BUF
writes to the transmit buffer. Reading from S0BUF reads
from the receive buffer. Only hardware can read from the
transmit buffer and write to the receive buffer.
SFR
ADDRESS
S0CON
99H
S0BUF
9AH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7169 | 9-BIT DAC, PQCC44 |
| SAA7367TD-T | 1-CH 18-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO24 |
| SAB-XC164SM-8F40F | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| SAC1763512 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DMA10 |
| SAC1763611 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DMA10 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA5675HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD) |
| SAA5677HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD) |
| SAA567X | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD) |
| SAA5695HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD) |
| SAA5697HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。