
18
User’s Manual U15017EJ2V0UD
LIST OF FIGURES (3/5)
Figure No.
Title
Page
8-8
8-9
8-10
8-11
Operation Timing When CR5n Is Changed .......................................................................................... 161
16-Bit Resolution Cascade Mode.......................................................................................................... 163
Start Timing of 8-Bit Timer Counter 5n (TM5n) .................................................................................... 164
Timing After Changing Compare Register Value During Timer Count Operation............................... 164
9-1
9-2
Block Diagram of Watchdog Timer........................................................................................................ 165
Format of Watchdog Timer Mode Register (WDM) .............................................................................. 167
10-1
10-2
10-3
Block Diagram of Watch Timer.............................................................................................................. 169
Watch Timer Mode Control Register (WTM) ........................................................................................ 171
Watch Timer Clock Select Register (WTCL) ........................................................................................ 173
11-1
11-2
11-3
11-4
11-5
11-6
11-7
11-8
11-9
11-10
11-11
11-12
11-13
Block Diagram of A/D Converter ........................................................................................................... 175
Format of A/D Converter Mode Register .............................................................................................. 177
Format of A/D Converter Input Select Register.................................................................................... 178
Basic Operation of A/D Converter......................................................................................................... 180
Relation Between Analog Input Voltage and A/D Conversion Result.................................................. 181
A/D Conversion by Software Start ........................................................................................................ 182
Example of Reducing Current Consumption in Standby Mode ........................................................... 183
Processing of Analog Input Pin ............................................................................................................. 184
Timing of A/D Conversion End Interrupt Request Generation............................................................. 185
Processing of AV
DD
Pin.......................................................................................................................... 185
Result of Conversion Immediately After A/D Conversion Is Started ................................................... 186
Conversion Result Read Timing (When Conversion Result Is Undefined)......................................... 186
Conversion Result Read Timing (When Conversion Result Is Normal).............................................. 187
12-1
12-2
12-3
12-4
12-5
Block Diagram of Serial Interface 0, 1.................................................................................................. 189
Block Diagram of Serial Interface 2 ...................................................................................................... 189
Format of Serial Operation Mode Register n ....................................................................................... 191
Format of Serial Operation Mode Register 2 ....................................................................................... 192
Timing in 3-Wire Serial I/O Mode .......................................................................................................... 197
13-1
13-2
13-3
13-4
13-5
13-6
13-7
13-8
13-9
Block Diagram of Asynchronous Serial Interface (UART) ................................................................... 201
Format of Asynchronous Serial Interface Mode Register 0 (ASIM0) .................................................. 204
Format of Asynchronous Serial Interface Status Register 0 (ASIS0) ................................................. 205
Format of Baud Rate Generator Control Register 0 (BRGC0) ............................................................ 206
Baud Rate Capacity Error Considering Sampling Errors (When k = 0) .............................................. 214
Format of Asynchronous Serial Interface Transmit/Receive Data....................................................... 215
Asynchronous Serial Interface Transmit Completion Interrupt Timing ................................................ 217
Asynchronous Serial Interface Receive Completion Interrupt Timing................................................. 218
Receive Error Timing ............................................................................................................................. 219