
138
CHAPTER 7 16-BIT TIMER/EVENT COUNTER
User’s Manual U15017EJ2V0UD
7.5.2 Cautions on generation of remote controller interrupt
(1) When the interrupt signal is identified by the pulse interval
The generation of INTREM is prohibited until the first valid edge of the TM0 clear & start signal is input after the
timer has started operation.
INTREM generation is prevented by a mask signal before TM0 is cleared by the first valid edge of the TM0 clear
& start signal after the timer has started operation (this is to prevent the erroneous generation of INTREM by
a signal other than the remote controller signal). The mask signal is input to the reset line of the F/F and becomes
active from when the timer has stopped to when the first valid edge of the TM0 clear & start signal is input after
the timer has started operation. While the mask signal is active, the F/F is in the reset state and is not set (refer
to the figure below).
Example
When the interrupt signal is identified by the pulse interval (when RES11, RES10, RES01, and
RES00 are set to 1, 0, 1, and 0.)
Count clock
TI00 pin input signal
(noise eliminator output signal)
N
0000 0001 0002 0003
N
1
N
N
1
N
N + 1
N + 2
N + 1
N + 2
N + 3
0001
0000
0001
0000
M
TM0
TM0 clear & start
(edge detection 1 output)
CR00 (Min.)
CR01 (Max.)
CR00 match signal
CR01 match signal
Set
Reset
F/F output
INTREM detection timing
INTREM
(edge detection 2 output)
Mask signal
Interrupt is generated.
Interrupt is not generated.
F/F is not set by a mask signal
TM0 operation enabled
Operation enabled (count starts)