418
User’s Manual U14701EJ3V0UD
APPENDIX F REVISION HISTORY
The history of revisions up to this edition is shown below. “Applied to:” indicates the chapters to which the revision
was applied.
(1/3)
Edition
Contents
Applied to:
2nd edition
Addition of packages
μ
PD780316GC-
×××
-9EV, 780318GC-
×××
-9EV
μ
PD780326GC-
×××
-9EV, 780328GC-
×××
-9EV
μ
PD780336GC-
×××
-9EV, 780338GC-
×××
-9EV
μ
PD78F0338GC-9EV
Throughout
Change of block diagrams
Figure 4-2 P00 to P04 Block Diagram
Figure 4-3 P05 Block Diagram
Figure 4-5 P20, P22, P23, P25 Block Diagram
Figure 4-8 P31, P32 Block Diagram
Figure 4-9 P33, P34 Block Diagram
Figure 4-11 Falling Edge Detector Block Diagram
Figure 4-16 P71, P73 Block Diagram
CHAPTER 4
PORT FUNCTIONS
Addition of
Caution
to
Figure 4-24 Pin Function Switching Registers 8 and 9 (PF8,
PF9) Format
Addition of
Note 3
to
Figure 5-3 Processor Clock Control Register (PCC) Format
CHAPTER 5
CLOCK
GENERATOR
Change of
Figure 6-13 Timing of Pulse Width Measurement Operation by Free-
Running Counter and One Capture Register (with Both Edges Specified)
CHAPTER 6 16-
BIT TIMER/EVENT
COUNTER 0
Change of
Figure 6-15 Capture Operation of CR01 with Rising Edge Specified
Change of
Figure 6-16 Timing of Pulse Width Measurement Operation with Free-
Running Counter (with Both Edges Specified)
Change of
Figure 6-18 Timing of Pulse Width Measurement Operation by Free-
Running Counter and Two Capture Registers (with Rising Edge Specified)
Change of
Figure 6-20 Timing of Pulse Width Measurement Operation by Means
of Restart (with Rising Edge Specified)
Change of following items in
6.6 16-Bit Timer/Event Counter 0 Cautions
(2)
16-bit timer compare register setting (in the clear & start mode on match
between TM0 and CR00)
(3)
Operation after compare register change during timer count operation
(4)
Capture register data retention timings
(6)
Operation of OVF0 flag
<1>
(11) Edge detection
<2>
Deletion of
Caution
in
Figure 8-7 8-Bit Timer Mode Control Register 5n (TMC5n)
Format
CHAPTER 8 8-BIT
TIMER/EVENT
COUNTERS 50, 51,
52
Change of
Figure 12-2 A/D Converter Mode Register 0 (ADM0) Format
CHAPTER 12 A/D
CONVERTER