412
User’s Manual U14701EJ3V0UD
APPENDIX E REGISTER INDEX
E.1 Register Name Index
[A]
A/D conversion result register 0 (ADCR0) .......................................................................................................... 212
A/D converter mode register 0 (ADM0)............................................................................................................... 213
Analog input channel specification register 0 (ADS0) ........................................................................................ 215
Asynchronous serial interface mode register 0 (ASIM0).................................................................................... 239
Asynchronous serial interface status register 0 (ASIS0).................................................................................... 241
[B]
Baud rate generator control register 0 (BRGC0)................................................................................................ 241
[C]
Capture/compare control register 0 (CRC0) ....................................................................................................... 142
Clock output select register (CKS) ...................................................................................................................... 207
Correction address register 0 (CORAD0) ........................................................................................................... 338
Correction address register 1 (CORAD1) ........................................................................................................... 338
Correction control register (CORCN) .................................................................................................................. 339
[D]
D/A conversion value setting register 0 (DA0) ................................................................................................... 232
D/A converter mode register 0 (DAM0)............................................................................................................... 233
[E]
8-bit timer compare register 50 (CR50) .............................................................................................................. 178
8-bit timer compare register 51 (CR51) .............................................................................................................. 178
8-bit timer compare register 52 (CR52) .............................................................................................................. 178
8-bit timer counter 50 (TM50) .............................................................................................................................. 178
8-bit timer counter 51 (TM51) .............................................................................................................................. 178
8-bit timer counter 52 (TM52) .............................................................................................................................. 178
8-bit timer mode control register 50 (TMC50)..................................................................................................... 181
8-bit timer mode control register 51 (TMC51)..................................................................................................... 181
8-bit timer mode control register 52 (TMC52)..................................................................................................... 181
External interrupt falling edge enable register (EGN) ............................................................................... 215, 313
External interrupt rising edge enable register (EGP) ................................................................................ 215, 313
[I]
Internal expansion RAM size switching register (IXS) ....................................................................................... 349
Interrupt mask flag register 0H (MK0H) .............................................................................................................. 311
Interrupt mask flag register 0L (MK0L) ............................................................................................................... 311
Interrupt mask flag register 1L (MK1L) ............................................................................................................... 311
Interrupt request flag register 0H (IF0H)............................................................................................................. 310
Interrupt request flag register 0L (IF0L) .............................................................................................................. 310
Interrupt request flag register 1L (IF1L) .............................................................................................................. 310