19
User’s Manual U14701EJ3V0UD
LIST OF FIGURES (3/7)
Figure No.
Title
Page
6-27
Timings After Change of Compare Register During Timer Count Operation .......................................
159
6-28
Capture Register Data Retention Timing .............................................................................................
160
6-29
Operation Timing of OVF0 Flag ...........................................................................................................
161
7-1
16-Bit Timer/Event Counter 4 Block Diagram ......................................................................................
165
7-2
16-Bit Timer Mode Control Register 4 (TMC4) Format ........................................................................
167
7-3
Port Mode Register 7 (PM7) Format....................................................................................................
168
7-4
Interval Timer Operation Timings .........................................................................................................
170
7-5
Square-Wave Output Operation Timing ...............................................................................................
172
7-6
External Event Counter Operation Timing ...........................................................................................
173
7-7
16-Bit Timer Counter 4 (TM4) Start Timing..........................................................................................
174
7-8
Timings After Change of Compare Register During Timer Count Operation .......................................
174
8-1
8-Bit Timer/Event Counter 50 Block Diagram ......................................................................................
176
8-2
8-Bit Timer/Event Counter 51 Block Diagram ......................................................................................
176
8-3
8-Bit Timer/Event Counter 52 Block Diagram ......................................................................................
177
8-4
Timer Clock Select Register 50 (TCL50) Format.................................................................................
179
8-5
Timer Clock Select Register 51 (TCL51) Format.................................................................................
180
8-6
Timer Clock Select Register 52 (TCL52) Format.................................................................................
181
8-7
8-Bit Timer Mode Control Register 5n (TMC5n) Format ......................................................................
182
8-8
Port Mode Registers 3, 7 (PM3, PM7) Format.....................................................................................
183
8-9
Interval Timer Operation Timings .........................................................................................................
184
8-10
External Event Counter Operation Timing (with Rising Edge Specified) .............................................
187
8-11
Square-Wave Output Operation Timing ...............................................................................................
188
8-12
PWM Output Operation Timing ............................................................................................................
190
8-13
Timing of Operation by CR5n Transition ..............................................................................................
191
8-14
8-Bit Timer Counter Start Timing .........................................................................................................
192
8-15
Timing After Compare Register Change During Timer Count Operation.............................................
192
9-1
Watch Timer Block Diagram.................................................................................................................
193
9-2
Watch Timer Operation Mode Register 0 (WTNM0) Format................................................................
196
9-3
Operation Timing of Watch Timer/Interval Timer..................................................................................
197
10-1
Watchdog Timer Block Diagram...........................................................................................................
198
10-2
Watchdog Timer Clock Select Register (WDCS) Format.....................................................................
201
10-3
Watchdog Timer Mode Register (WDTM) Format ...............................................................................
202
10-4
Oscillation Stabilization Time Select Register (OSTS) Format ............................................................
203
11-1
Clock Output/Buzzer Output Controller Block Diagram .......................................................................
206
11-2
Clock Output Select Register (CKS) Format........................................................................................
208