參數資料
型號: PCA5007
廠商: NXP Semiconductors N.V.
英文描述: Pager baseband controller
中文描述: 傳呼機基帶控制器
文件頁數: 21/112頁
文件大?。?/td> 604K
代理商: PCA5007
1998 Oct 07
21
Philips Semiconductors
Product specification
Pager baseband controller
PCA5007
6.8.2
S
ERIAL
C
ONTROL
R
EGISTER
(S1CON)
Table 7
Serial Control Register (S1CON, SFR address D8H)
Table 8
Description of the S1CON bits
6.8.3
D
ATA
S
HIFT
R
EGISTER
(S1DAT)
S1DAT contains the serial data to be transmitted or data which has just been received. Bit 7 is transmitted or received
first; i.e. data shifted from left to right.
Table 9
Data Shift Register (S1DAT, SFR address DAH)
6.8.4
A
DDRESS
R
EGISTER
(S1ADR)
The slave address register is not available since slave mode is not supported.
6.8.5
S
ERIAL
S
TATUS
R
EGISTER
(S1STA)
The contents of this register may be used as a vector to a service routine. This optimizes the response time of the
software and consequently that of the I
2
C-bus. S1STA is a read-only register. The status codes for all available modes
of a single master I
2
C-bus interface are given in Tables 12 to 14.
7
6
5
4
3
2
1
0
ENS1
STA
STO
SI
AA
BIT
SYMBOL
ENS1
FUNCTION
S1CON.7
S1CON.6
CR2 is not available.
Enable Serial I/O
. When ENS1 = 0, the serial I/O is disabled. SDA and SCL outputs are
in the high-impedance state; P1.6 and P1.7 function as open-drain ports. When
ENS1 = 1, the serial I/O is enabled. Output port latches P1.6 and P1.7 must be set to
logic 1.
START flag
. If STA is set while the SIO is in master mode, SIO will generate a repeated
START condition.
STOP flag
. With this bit set while in master mode a STOP condition is generated. When
a STOP condition is detected on the I
2
C-bus, the SIO hardware clears the STO flag.
SIO interrupt flag
. This flag is set, and an interrupt is generated, after any of the
following events occur:
A START condition is generated in master mode
A data byte has been received or transmitted in master mode (even if arbitration is lost).
If this flag is set, the I
2
C-bus is halted (by pulling down SCL). Received data is only valid
until this flag is reset.
Assert Acknowledge
. When this bit is set, an acknowledge (LOW level to SDA) is
returned during the acknowledge clock pulse on the SCL line when:
A data byte is received while the device is programmed to be a master receiver.
When this bit is reset, no acknowledge is returned.
CR1 and CR0 are not available.
S1CON.5
STA
S1CON.4
STO
S1CON.3
SI
S1CON.2
AA
S1CON.1
S1CON.0
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
相關PDF資料
PDF描述
PCA5007H Pager baseband controller
PCA5010 Pager baseband controller
PCA5010H Pager baseband controller
PCA82C200 STAND-ALONE CAN-CONTROLLER
PCA82C200P STAND-ALONE CAN-CONTROLLER
相關代理商/技術參數
參數描述
PCA5007H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Pager baseband controller
PCA5007H/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
PCA5010 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Pager baseband controller
PCA5010H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Pager baseband controller
PCA5010H/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|QFP|48PIN|PLASTIC