參數(shù)資料
型號(hào)： OXCB950
廠商： Electronic Theatre Controls, Inc.
英文描述： Integrated High Performance UART Cardbus / PCI interface
中文描述： 綜合高性能的UART Cardbus / PCI接口
文件頁(yè)數(shù)： 58/68頁(yè)
文件大?。?/td> 409K
代理商： OXCB950
reset is hi-impedance. As the circuitry is disabled, the
transistor connected to the CCLKRUN#line is off and so
the state of the CCLKRUN#signal pin is controlled by the
host, which will be holding the pin in the asserted state
(clock running) as the inserted device needs to be
enumerated and configured. When the operating system
hands control to the customdevice driver, the device driver
will assigned a logic '1' to the pin MIO0 to enable the clock
control circuitry which will begin to monitor the status of the
CCLKRUN# line.
While the hostcontinues to assert the CCLKRUN#line, to
indicate clock run, the clock control circuitry continuously
samples logic '0' that results in the open-collector transistor
being held in the off-state.
Data Sheet Revision 1.0 PRELIMINARY
Page 58
OXCB950
OXFORD SEMICONDUCTOR LTD.
When the host intends on stopping the clock, it negates the
CCLKRUN# line by synchronously driving the CCLKRUN#
line to logic '1' and then releasing its drive to this line. This
will also result in the CCLKRUN#line being a logic '1' due
to the presence of a pull-up on the host end of the
interface.
When the cock control circuitry has sampled the negation
of the CCLKRUN#line for 2 samples, this results in the
open-collector transistor to be driven, thereby asserting the
CCLKRUN#line (this time by the target). In other words,
the clock control circuitry asserts the CCLKRUN#line 2
clocks after it had been negated by the host. This is the
required signalling to the host to prevent it fromcompleting
its original intention of stopping the clock. The clock line
CCLK continues to run uninterrupted.
CCLK
Q1
Q2/
transistor
drive
CCLKRUN#
CLKRUN# driven
by host. Clock
control circuitry
contains all 0’s
thus keeping
transistor off
Host
negates CCLKRUN#to
indicate
intention
stopping clock.
synchronously
of
Clock control
samples
CCLKRUN#
negated for 1
clock cycle
Clock
samples
CCLKRUN#
negated for 2 clock
cycles. Turns on
transistor to assert
CCLKRUN# line.
control
Clock control negates
drive to transistor, but
CCLKRUN# now held
asserted by the host
(during period transistor
was driven)
CCLK continues to run
Uninterrupted.
相關(guān)PDF資料
PDF描述
OXFW900 IEEE1394 to ATA/ATAPI Native Bridge
OXFW900-TQ-A IEEE1394 to ATA/ATAPI Native Bridge
OXFW911 IEEE1394 to ATA/ATAPI Native Bridge
OXFW911-TQ-A IEEE1394 to ATA/ATAPI Native Bridge
OZ6812 ACPI CardBus Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OXCB950-TQAG 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 32 bit PC Card bridge to serial prt RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
OXCB950-TQC60-A 制造商:OXFORD 制造商全稱(chēng):OXFORD 功能描述:Integrated High Performance UART Cardbus / 3.3v PCI interface
OXCF950 制造商:OXFORD 制造商全稱(chēng):OXFORD 功能描述:low cost asynchronous 16-bit PC card or Compact Flash UART device
OXCF950_06 制造商:OXFORD 制造商全稱(chēng):OXFORD 功能描述:low cost asynchronous 16-bit PC card or Compact Flash UART device
OXCF950B 制造商:PLX 制造商全稱(chēng):PLX 功能描述:16-bit PC card/CF+ bridge to serial port
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*