- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384806 > OXCB950 (Electronic Theatre Controls, Inc.) Integrated High Performance UART Cardbus / PCI interface PDF資料下載
參數(shù)資料
| 型號(hào)： | OXCB950 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Integrated High Performance UART Cardbus / PCI interface |
| 中文描述： | 綜合高性能的UART Cardbus / PCI接口 |
| 文件頁(yè)數(shù)： | 26/68頁(yè) |
| 文件大?。?/td> | 409K |
| 代理商： | OXCB950 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
Data Sheet Revision 1.1
Page 26
OXCB950
OXFORD SEMICONDUCTOR LTD.
6.8
Cardbus Tuple Information
The cardbus information structure exists in the PCI
configuration space at the user selectable location of either
Dword 18 or Dword 32 and can occupy the entire PCI
configuration space region fromthese specified locations
upto Dword 63.
By default, the Tuple information contained within the
cardbus information structure (CIS) has been hardcoded
into the device and has been designed to satisfy the
requirements for most serial port based cardbus
applications.
For those manufacturers who would prefer to utilise their
own tuple information into the cardbus information
structure, for example to change the product ID and
Manufacturers ID codes, then a facility is available that
switches tuple access fromthe hardcoded area to a RAM
that contains the user defined tuple information. Using the
optional EEPROMto download data into the “CIS zone”
results in the user defined tuple data being downloaded
into this RAMand the RAMcontents being then presented
to the configuration software, once the OXCB950 device
accepts the cardbus configuration accesses.
The size of the RAMis 46 x 32bit data. This allows up to
184 bytes of Tuple information to be present in the PCI
configuration space (fromDword18 to Dword63).
By default, this RAMis set to read-only for configuration
accesses. However, it is possible to enable configuration
writes to this RAMby enabling the local configuration
register LCC, bit 22 either through the EEPROMwhen
downloading into the CIS zone or via transactions to this
register bit. Only configuration writes will be possible to this
RAMfor experimentation purposes. Any new tuple data
written directly into the RAMusing cardbus transactions will
not be automatically transferred to the EEPROMfor
subsequent downloads. The EEPROMwill need to be
updated using the controls in the local configuration
register LCC, to mrror the data written directly to the RAM
The hardcoded (default) values in the cardbus information
structure are as follows. This is the listing provided by
Mcrosofts Tuple Utility DTPL.exe when operating on the
Tuple information.
NOTE : For user defined tuples, the tuple
CISTPL_CONFIG_CB must indicate the cardbus status
registers to be located at the (PCI) BAR4 in the PCI
configuration space. PCI specifications define the base
addresses as BAR0 0 – BAR5. Cardbus specifications
define the base addresses as BAR1 – BAR6.
; Tuple Data for: (CISTPL_LINKTARGET)
13 03
43 49 53
; Tuple Data for: (CISTPL_MANFID)
20 04
79 02 01 00
; Tuple Data for: (CISTPL_CONFIG_CB)
04 06
03 00 05 00 00 00
; Tuple Data for: (CISTPL_BAR)
07 06
11 00 F8 FF FF FF
; Tuple Data for: (CISTPL_BAR)
07 06
02 00 00 F0 FF FF
; Tuple Data for: (CISTPL_BAR)
07 06
13 00 F0 FF FF FF
; Tuple Data for: (CISTPL_BAR)
07 06
04 00 00 F0 FF FF
; Tuple Data for: (CISTPL_BAR)
07 06
05 00 00 F0 FF FF
; Tuple Data for: (CISTPL_CFTABLE_ENTRY_CB)
05 0C
40 B9 29 B5 1E 02 30 FF FF 04 C0 00
; Tuple Data for: (CISTPL_VERS_1)
15 18
07 01 4F 58 53 45 4D 49 00 4F 58 43 42 39 35 30
00 52 65 76 20 41 00 FF
; Tuple Data for: (CISTPL_FUNCID)
21 02
02 00
; Tuple Data for: (CISTPL_FUNCE)
22 04
00 02 0F 7F
; Tuple Data for: (CISTPL_DEVICE_OC)
1C 04
02 D2 08 FF
; Tuple Data for: (CISTPL_END)
FF FF (None)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OXFW900 | IEEE1394 to ATA/ATAPI Native Bridge |
| OXFW900-TQ-A | IEEE1394 to ATA/ATAPI Native Bridge |
| OXFW911 | IEEE1394 to ATA/ATAPI Native Bridge |
| OXFW911-TQ-A | IEEE1394 to ATA/ATAPI Native Bridge |
| OZ6812 | ACPI CardBus Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OXCB950-TQAG | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 32 bit PC Card bridge to serial prt RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| OXCB950-TQC60-A | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated High Performance UART Cardbus / 3.3v PCI interface |
| OXCF950 | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:low cost asynchronous 16-bit PC card or Compact Flash UART device |
| OXCF950_06 | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:low cost asynchronous 16-bit PC card or Compact Flash UART device |
| OXCF950B | 制造商:PLX 制造商全稱:PLX 功能描述:16-bit PC card/CF+ bridge to serial port |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。