參數(shù)資料
型號: ORT42G5-EV
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 54/119頁
文件大?。?/td> 0K
描述: BOARD EVAL ORT42G5/CABLE/ADAPTER
標(biāo)準(zhǔn)包裝: 1
系列: ORCA® 4 系列
類型: FPGA
適用于相關(guān)產(chǎn)品: ORT42G5
所含物品: 板,線纜,電源
其它名稱: ORT42G5EV
Lattice Semiconductor
ORCA ORT42G5 and ORT82G5 Data Sheet
4
High-speed SERDES with programmable serial data rates over the range 0.6 to 3.7 Gbps. Operation has been
demonstrated on design tolerance devices at 3.7 Gbps across 26 in. of FR-4 backplane and at 3.125 Gbps
across 40 in. of FR-4 backplane across temperature and voltage specications.
Asynchronous operation per receive channel with the receiver frequency tolerance based on one reference clock
per block channels (separate PLL per channel).
Ability to select full-rate or half-rate operation per transmit or receive channel by setting the appropriate control
registers.
Programmable one-half amplitude transmit mode for reduced power in chip-to-chip application.
Transmit preemphasis (programmable) for improved receive data eye opening.
32-bit (8b/10b) or 40-bit (raw data) parallel internal bus for data processing in FPGA logic.
Provides a 10 Gbps backplane interface to switch fabric. Also supports multiple port cards at 2.5 Gbps.
3.125 Gbps SERDES compliant with XAUI serial data specication for 10 G Ethernet applications with protec-
tion.
IEEE 802.3ae compliant XAUI transceiver. Includes embedded IEEE 802.3ae-based XAUI link state machine.
Compliant to FC-0 specication for 1 Gbps, 2Gbps, 10 Gbps (FC-XAUI) modes. Includes Fibre Channel link state
machine.
High-Speed Interface (HSI) function for clock/data recovery serial backplane data transfer without external
clocks.
SERDES has low-power CML buffers. Support for 1.5V/1.8V I/Os. Allows use with optical transceiver, coaxial
copper media, shielded twisted pair wiring or high-speed backplanes such as FR-4.
Power down option of SERDES HSI receiver or transmitter on a per-channel basis.
Automatic lock to reference clock in the absence of valid receive data.
High-speed and low-speed loopback test modes.
Requires no external component for clock recovery and frequency synthesis.
SERDES characterization pins available to control/monitor the internal interface to one SERDES block
(ORT82G5 only).
SERDES HSI automatically recovers from loss-of-clock once its reference clock returns to normal operating
state.
Built-in boundary scan (IEEE
1149.1 and 1149.2 JTAG) for the programmable I/Os, not including the SERDES
interface.
FIFOs can align incoming data either across all eight channels (ORT82G5 only), across one or two groups of
four channels, or across two or four groups of two channels. Alignment is done either using comma characters or
by using the /A/ character in XAUI mode. Optionally, the alignment FIFOs can be bypassed for asynchronous
operation between channels. (Each channel includes its own clock and frame pulse or comma detect.)
Addition of two 4K x 36 dual-port RAMs with access to the programmable logic.
The ORT82G5 is pinout compatible to the ORCA ORSO82G5 SONET backplane driver FPSC. The ORT42G5 is
pin compatible to the ORSO42G5.
相關(guān)PDF資料
PDF描述
REF194GS-REEL IC VREF SERIES PREC 4.5V 8-SOIC
ECC24DCMT CONN EDGECARD 48POS .100 WW
ORSO42G5-EV BOARD EVAL DEV PLATFORM ORSO42G5
EEM22DTAT-S189 CONN EDGECARD 44POS R/A .156 SLD
ECC20DRES CONN EDGECARD 40POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORT43S 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED
ORT43SBCBCBCBC 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED
ORT43SBCBCBCG 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED
ORT43SBCBCBCO 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED
ORT43SBCBCBCR 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED