參數(shù)資料
型號： ORT42G5-EV
廠商： Lattice Semiconductor Corporation
文件頁數(shù)： 37/119頁
文件大?。?/td> 0K
描述： BOARD EVAL ORT42G5/CABLE/ADAPTER
標(biāo)準(zhǔn)包裝： 1
系列： ORCA® 4 系列
類型： FPGA
適用于相關(guān)產(chǎn)品： ORT42G5
所含物品： 板，線纜，電源
其它名稱： ORT42G5EV
Lattice Semiconductor
ORCA ORT42G5 and ORT82G5 Data Sheet
24
Figure 8. Receive DEMUX Block for a Single SERDES Channel
One clock per block of two or four channels, called RCK78[A,B], is sent to the FPGA. The control bits RCKSEL[A,B]
are used to select the channel that is the source for these clocks.
Link State Machines
Two link state machines are included in the device, one for XAUI applications and a second for Fibre Channel appli-
cations.
The Fibre Channel link state machine is responsible for establishing a valid link between the transmitter and the
receiver and for maintaining link synchronization. The machine is initially in the Loss Of Synchronization (LOS)
state upon power-on reset. This is indicated by WDSYNC_xx = 0. While in this state, the machine looks for a partic-
ular number of consecutive idle ordered sets without any invalid data transmission in between before declaring syn-
chronization achieved. Achievement of synchronization is indicated by asserting WDSYNC_xx = 1. Specically, the
machine looks for three continuous idle ordered sets without any misaligned comma character or any running dis-
parity based code violation in between. In the event of any such code violation, the machine would reset itself to the
ground state and start its search for the idle ordered sets again. A typical valid sequence for achieving link synchro-
nization would be K28.5 D21.4 D21.5 D21.5 repeated three times.
In the synchronization achieved state, the machine constantly monitors the received data and looks for any kind of
code violation that might result due to running disparity errors. If it were to receive four such consecutive invalid
words, the link machine loses its synchronization and once again enters the loss of synchronization state (LOS). A
pair of valid words received by the machine overcomes the effect of a previously encountered code violation. LOS
is indicated by the status of WDSYNC_xx output which now transitions from 1 to 0. At this point the machine
attempts to establish the link yet again. Figure 9 shows the state diagram for the Fibre Channel link state machine.
LOS is also indicated by DEMUXWAS_xx status register bit. This bit is set to 0 during loss of synchronization.
pq
r
s
t
x
y
z
SRBDxx[9:0]
10-bit
p
7-0
40-bit
RWD_xx[31:24]
RWD_xx[23:16]
RWD_xx[15:8]
RWD_xx[7:0]
LATENCY = 4 RSYS_CLK [A1,...,B2] CLOCKS
p
8
p
9
t
7-0
t
8
t
9
q
7-0
q
8
q
9
x
7-0
x
8
x
9
r
7-0
r
8
r
9
y
7-0
y
8
y
9
s
7-0
s
8
s
9
z
7-0
z
8
z
9
RWBIT8_xx[3]
RWBIT9_xx[3]
RWBIT8_xx[2]
RWBIT8_xx[1]
RWBIT8_xx[0]
RWBIT9_xx[2]
RWBIT9_xx[1]
RWBIT9_xx[0]
相關(guān)PDF資料
PDF描述
REF194GS-REEL IC VREF SERIES PREC 4.5V 8-SOIC
ECC24DCMT CONN EDGECARD 48POS .100 WW
ORSO42G5-EV BOARD EVAL DEV PLATFORM ORSO42G5
EEM22DTAT-S189 CONN EDGECARD 44POS R/A .156 SLD
ECC20DRES CONN EDGECARD 40POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORT43S 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED
ORT43SBCBCBCBC 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED
ORT43SBCBCBCG 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED
ORT43SBCBCBCO 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED
ORT43SBCBCBCR 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*