參數(shù)資料
型號： NAND01GR4B2CZA1E
廠商： STMICROELECTRONICS
元件分類： PROM
英文描述： 64M X 16 FLASH 1.8V PROM, 25000 ns, PBGA63
封裝： 9.50 X 12 MM, 1 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, VFBGA-63
文件頁數(shù)： 20/64頁
文件大小： 632K
代理商： NAND01GR4B2CZA1E
NAND01G-B, NAND02G-B
Device operations
27/64
6.3
Page Program
The Page Program operation is the standard operation to program data to the memory
array. Generally, data is programmed sequentially, however the device does support
Random Input within a page.
The memory array is programmed by page, however partial page programming is allowed
where any number of Bytes (1 to 2112) or Words (1 to 1056) can be programmed.
The maximum number of consecutive partial page program operations allowed in the same
page is eight. After exceeding this a Block Erase command must be issued before any
further program operations can take place in that page.
6.3.1
Sequential Input
To input data sequentially the addresses must be sequential and remain in one block.
For Sequential Input each Page Program operation consists of five steps (see Figure 10):
1.
one bus cycle is required to setup the Page Program (Sequential Input) command (see
2.
four or five bus cycles are then required to input the program address (refer to Table 6
and Table 7)
3.
the data is then loaded into the Data Registers
4.
one bus cycle is required to issue the Page Program confirm command to start the
P/E/R Controller. The P/E/R will only start if the data has been loaded in step 3.
5.
the P/E/R Controller then programs the data into the array.
6.3.2
Random Data Input
During a Sequential Input operation, the next sequential address to be programmed can be
replaced by a random address, by issuing a Random Data Input command. The following
two steps are required to issue the command:
1.
one bus cycle is required to setup the Random Data Input command (see Table 10)
2.
two bus cycles are then required to input the new column address (refer to Table 6)
Random Data Input can be repeated as often as required in any given page.
Once the program operation has started the Status Register can be read using the Read
Status Register command. During program operations the Status Register will only flag
errors for bits set to '1' that have not been successfully programmed to '0'.
During the program operation, only the Read Status Register and Reset commands will be
accepted, all other commands will be ignored.
Once the program operation has completed the P/E/R Controller bit SR6 is set to ‘1’ and the
Ready/Busy signal goes High.
The device remains in Read Status Register mode until another valid command is written to
the Command Interface.
相關(guān)PDF資料
PDF描述
NAND01GW3A0BZB1 128M X 8 FLASH 3V PROM, 35 ns, PBGA63
NAND512R4A2CZB6E 32M X 16 FLASH 1.8V PROM, 35 ns, PBGA55
NAND512R4A0BZA6 32M X 16 FLASH 1.8V PROM, 35 ns, PBGA63
NAND512R4A0BZB6 32M X 16 FLASH 1.8V PROM, 35 ns, PBGA55
NAND512R4A0CZA6T 32M X 16 FLASH 1.8V PROM, 35 ns, PBGA63
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NAND01GR4B2CZA1F 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:1-Gbit, 2-Gbit, 2112-byte/1056-word page, 1.8 V/3 V, NAND flash memory
NAND01GR4B2CZA6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory
NAND01GR4B2CZA6E 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory
NAND01GR4B2CZA6F 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:1-Gbit, 2-Gbit, 2112-byte/1056-word page, 1.8 V/3 V, NAND flash memory
NAND01GR4B2CZB1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*