參數(shù)資料
型號(hào)： NAND01GR4B2CZA1E
廠商： STMICROELECTRONICS
元件分類(lèi)： PROM
英文描述： 64M X 16 FLASH 1.8V PROM, 25000 ns, PBGA63
封裝： 9.50 X 12 MM, 1 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, VFBGA-63
文件頁(yè)數(shù)： 19/64頁(yè)
文件大?。?/td> 632K
代理商： NAND01GR4B2CZA1E
Device operations
NAND01G-B, NAND02G-B
26/64
6.2
Cache Read
The Cache Read operation is used to improve the read throughput by reading data using
the Cache Register. As soon as the user starts to read one page, the device automatically
loads the next page into the Cache Register.
An Cache Read operation consists of three steps (see Table 10: Commands):
1.
One bus cycle is required to setup the Cache Read command (the same as the
standard Read command)
2.
Four or Five (refer to Table 6 and Table 7) bus cycles are then required to input the
Start Address
3.
One bus cycle is required to issue the Cache Read confirm command to start the P/E/R
Controller.
The Start Address must be at the beginning of a page (Column Address = 00h, see Table 8
and Table 9). This allows the data to be output uninterrupted after the latency time (tBLBH1),
The Ready/Busy signal can be used to monitor the start of the operation. During the latency
period the Ready/Busy signal goes Low, after this the Ready/Busy signal goes High, even if
the device is internally downloading page n+1.
Once the Cache Read operation has started, the Status Register can be read using the
Read Status Register command.
During the operation, SR5 can be read, to find out whether the internal reading is ongoing
(SR5 = ‘0’), or has completed (SR5 = ‘1’), while SR6 indicates whether the Cache Register
is ready to download new data.
To exit the Cache Read operation an Exit Cache Read command must be issued (see
If the Exit Cache Read command is issued while the device is internally reading page n+1,
page n will still be output, but not page n+1.
Figure 9.
Cache Read Operation
I/O
RB
Address
Inputs
ai08661
00h
Read
Setup
Code
31h
Cache
Read
Confirm
Code
Busy
tBLBH1
(Read Busy time)
1st page
Data Output
2nd page
3rd page
last page
34h
Exit
Cache
Read
Code
Block N
相關(guān)PDF資料
PDF描述
NAND01GW3A0BZB1 128M X 8 FLASH 3V PROM, 35 ns, PBGA63
NAND512R4A2CZB6E 32M X 16 FLASH 1.8V PROM, 35 ns, PBGA55
NAND512R4A0BZA6 32M X 16 FLASH 1.8V PROM, 35 ns, PBGA63
NAND512R4A0BZB6 32M X 16 FLASH 1.8V PROM, 35 ns, PBGA55
NAND512R4A0CZA6T 32M X 16 FLASH 1.8V PROM, 35 ns, PBGA63
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NAND01GR4B2CZA1F 制造商:NUMONYX 制造商全稱(chēng):Numonyx B.V 功能描述:1-Gbit, 2-Gbit, 2112-byte/1056-word page, 1.8 V/3 V, NAND flash memory
NAND01GR4B2CZA6 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory
NAND01GR4B2CZA6E 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory
NAND01GR4B2CZA6F 制造商:NUMONYX 制造商全稱(chēng):Numonyx B.V 功能描述:1-Gbit, 2-Gbit, 2112-byte/1056-word page, 1.8 V/3 V, NAND flash memory
NAND01GR4B2CZB1 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*