
13-20
MPC565/MPC566 Reference Manual
MOTOROLA
Programming the QADC64E Registers
2
SSE1
Queue 1 Single-Scan Enable Bit — SSE1 enables a single-scan of queue 1 to start after
a trigger event occurs. The SSE1 bit may be set to a one during the same write cycle when
the MQ1 bits are set for one of the single-scan queue operating modes The single-scan
enable bit can be written as a one or a zero, but is always read as a zero, unless a test
mode is selected. The SSE1 bit enables a trigger event to initiate queue execution for any
single-scan operation on queue 1. The QADC64E clears the SSE1 bit when the
single-scan is complete. Refer to
Table 13-11 for more information.
0 Trigger events are not accepted for single-scan modes
1 Accept a trigger event to start queue 1 in a single-scan mode
3:7
MQ1
Queue 1 Operating Mode — The MQ1 field selects the queue operating mode for queue
1.
Table 13-11 shows the bits in the MQ1 field which enable different queue 1 operating
mode
8:15
—
Reserved
Table 13-11. Queue 1 Operating Modes
MQ1[3:7]
Operating Modes
00000
Disabled mode, conversions do not occur
00001
Software triggered single-scan mode (started with SSE1)
00010
External trigger rising edge single-scan mode
00011
External trigger falling edge single-scan mode
00100
Interval timer single-scan mode: time = QCLK period x 27
00101
Interval timer single-scan mode: time = QCLK period x 28
00110
Interval timer single-scan mode: time = QCLK period x 29
00111
Interval timer single-scan mode: time = QCLK period x 210
01000
Interval timer single-scan mode: time = QCLK period x 211
01001
Interval timer single-scan mode: time = QCLK period x 212
01010
Interval timer single-scan mode: time = QCLK period x 213
01011
Interval timer single-scan mode: time = QCLK period x 214
01100
Interval timer single-scan mode: time = QCLK period x 215
01101
Interval timer single-scan mode: time = QCLK period x 216
01110
Interval timer single-scan mode: time = QCLK period x 217
01111
External gated single-scan mode (started with SSE1)
10000
Reserved mode
10001
Software triggered continuous-scan mode
10010
External trigger rising edge continuous-scan mode
10011
External trigger falling edge continuous-scan mode
10100
Periodic timer continuous-scan mode: time = QCLK period x 27
10101
Periodic timer continuous-scan mode: time = QCLK period x 2 8
Table 13-10. QACR1 Bit Descriptions (continued)
Bit(s)
Name
Description