
MOTOROLA
Chapter 23. READI Module
23-9
Programming Model
23.2 Programming Model
This section describes the READI programmer’s model. READI resources can only be
configured and accessed via the auxiliary port.
The READI registers do not follow the recommendations of the IEEE-ISTO 5001-1999,
but are loosely based on the 0.9 release of the standard.
23.2.1 Register Map
READI registers are accessible via the auxiliary port. They can be classified into two
categories: user mapped registers and tool mapped registers.
23.2.1.1 User Mapped Register
The operating system writes the ID for the current task/process in the OTR register.
Table 23-5 shows the location of the register bits. Their functions are explained below.
READI pins
Refers to IEEE-ISTO 5001 auxiliary port.
RPM
Reduced Port Mode. This is the alternate port mode for READI.
run-time
RCPU is executing program code in normal mode
Sequential Instruction
Any instruction other than a flow-control instruction or isync.
Snooping
Monitoring addresses driven by a bus master to detect the need for coherency actions.
Standard
The phrase “according to the standard” implies according the IEEE-ISTO 5001 - 1999.
Superfield
One or more message “fields” delimited by MSEO/MSEI assertion/negation.
The information transmitted between “start-message” and “end-packet” states.
Show Cycle
An internal access (e.g., to an internal memory) reflected on the external bus using a
special cycle (marked with a dedicated transfer code). For an internal memory “hit,” an
address-only bus cycle is generated; for an internal memory “miss,” a complete bus cycle is
generated.
Transfer Code (TCODE) Message header that identifies the number and/or size of packets to be transferred, and how
to interpret each of the packets.
TCK_DSCK
Multiplexed pin: JTAG Clock or Development Port Clock.
TDI_DSDI
Multiplexed pin: JTAG Data In or Development Port Serial Data In.
TDO_DSDO
Multiplexed pin: JTAG Data Out or Development Port Serial Data Out.
Upload
Device sends information to the tool.
VSYNC
Internal RCPU signal
VF
Internal RCPU signal which indicates instruction queue status.
VFLS
Internal RCPU signal which indicates history buffer flush status.
Table 23-4. Terms and Definitions (continued)
Term
Description