- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98011 > MC68306PV16 (FREESCALE SEMICONDUCTOR INC) 32-BIT, 16.67 MHz, MICROPROCESSOR, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68306PV16 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 16.67 MHz, MICROPROCESSOR, PQFP144 |
| 封裝： | PLASTIC, TQFP-144 |
| 文件頁數(shù)： | 30/191頁 |
| 文件大小： | 1311K |
| 代理商： | MC68306PV16 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁
MOTOROLA
MC68306 USER'S MANUAL
6-17
can be programmed to appear on output pin OP3 (inverted). The timer runs continuously
and cannot be stopped by the CPU. Because the timer cannot be stopped, the count
value (DUCUR/DUCLR) should not be read. When a read at the start counter command
address is performed, the timer terminates the current countdown sequence, clears its
output, reinitializes itself with the preload value, and begins a new countdown sequence.
Upon reaching $0000 (terminal count), the timer inverts its output, reinitializes itself with
the preload value, and repeats the countdown sequence. If the timer output toggled from
one to zero, the CTR/TMR_RDY bit (DUISR[3]) is also set. The timer can be programmed
to generate an interrupt request for this condition on the IRQ or TIRQ output. If the preload
value is changed by the CPU, the timer will not recognize the new value until it reaches
the next terminal count (and must reinitialize itself). This feature is very useful when
generating variable duty cycle square waves. When a read at the stop counter command
address is performed, the timer clears DUISR bit 3 but does not stop. Because in timer
mode the counter/timer runs continuously, it should be completely configured (preload
value loaded and start counter command issued) before programming the timer output to
appear on OP3.
6.3.6 Bus Operation
This section describes the operation of the bus during read, write, and interrupt
acknowledge cycles to the serial module. All serial module registers must be accessed as
bytes.
6.3.6.1 READ CYCLES. The serial module is accessed by the CPU with a variable
number of wait states, depending on the relative phase of the CPU and serial module
clocks. The maximum number of wait states for a 16.67 MHz CPU clock and 3.6864 MHz
serial module clock is six. The serial module responds to reads with byte data on D7–D0.
Reserved registers return logic zero during reads.
6.3.6.2 WRITE CYCLES. The serial module is accessed by the CPU with a variable
number of wait states, up to six. The serial module accepts write data on D7–D0. Write
cycles to read-only registers and reserved registers complete in a normal manner without
exception processing; however, the data is ignored.
6.3.6.3 INTERRUPT ACKNOWLEDGE CYCLES. The serial module is capable of
arbitrating for interrupt servicing and supplying the interrupt vector when it has
successfully won arbitration. The vector number must be provided if interrupt servicing is
necessary; thus, the interrupt vector register (DUIVR) must be initialized. If the DUIVR is
not initialized, a spurious interrupt exception will be taken if interrupts are generated.
6.4 REGISTER DESCRIPTION AND PROGRAMMING
This section contains a detailed description of each register and its specific function as
well as flowcharts of basic serial module programming.
6.4.1 Register Description
The operation of the serial module is controlled by writing control bytes into the
appropriate registers. A list of serial module registers and their associated addresses is
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68450LC-8 | 4 CHANNEL(S), 8 MHz, DMA CONTROLLER, CDIP64 |
| MC68681L | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, CDIP40 |
| MC68681P | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP40 |
| MC68838FCC | 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 |
| MC68EC020FG | 32-BIT, 25 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68306PV20B | 制造商:Rochester Electronics LLC 功能描述:INTEGRATED EC000 MPU - Bulk |
| MC68307 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
| MC68307AD | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
| MC68307UM | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
| MC68307V | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。