- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369885 > LXT6251A ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT6251A |
| 英文描述： | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| 中文描述： | 的ATM / SONET的映射器|的CMOS | QFP封裝| 208PIN |塑料 |
| 文件頁數(shù)： | 16/76頁 |
| 文件大小： | 995K |
| 代理商： | LXT6251A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
LXT6251A
—
21 E1 SDH Mapper
16
Datasheet
3.0
Functional Description
3.1
Introduction
The LXT6251A performs mapping and demapping of 21 channels of E1 PDH tributaries into and
out of the SDH hierarchy. It supports two system configurations, terminal or Add/Drop
multiplexing, and two operating frequencies, STM-0 or STM-1. In the terminal configuration, the
transmit section maps 21 tributaries of E1 data into 21 VC-12 virtual containers, formatted as a C-
3 in STM-0 or as a TUG-3 in STM-1. The terminal receiver processes either a C3 or a TUG-3
payload and outputs 21 E1 tributaries after processing the VC-12 path overhead. In the Add/Drop
configuration, the receiver processes any number of TU-12 containers up to its capacity of 21, and
passes the non-dropped portion of the payload to the transmitter where the added E1/TU-12
tributaries are multiplexed and output.
The discussion will focus first on the terminal functions, which describe the E1 to SDH process
used in the terminal mode as well as those E1 channels in the add/drop mode. Following the
terminal functions, the configuration details of the add/drop mode are presented. Further details
about the configuration of the LXT6251A with the LXT6051 in different system configurations
can be found in a companion document, Application Note LXT6051/LXT6251A SDH Chipset.”
3.2
Receive Section, Terminal Mode
At the Telecom Bus input point (DTBDATA), the Mapper expects to receive byte wide data that
has been processed by the LXT6051 OHT or an other overhead terminator up to the higher order
path terminator (HPT) point. The Mapper thus receives data that minimally contains C-3 or C-4
payload data along with the Telecom Bus timing signals DTBJ0J1EN, DTBPAYEN, DTBH4EN,
and DTBTUGEN (STM-1 only) which synchronize the internal timing generator to the data. The
timing generator in turn drives 21 identical demapper blocks to process the appropriate TU-12
signals.
Refer to
“Telecom Bus Interface” on page 35
for a detailed discussion of the Telecom bus signals.
Refer to the block diagram below for the following discussion of a single TU-12 demultiplexer
block. The remaining 20 blocks operate in an identical manner but with different timing signals.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT903PC | LAN Transceiver |
| LXT905LC | Laser Mouse VCSEL Assembly Clip |
| LXT905LE | Single-Mode Vertical-Cavity Surface Emitting laser (VCSEL) |
| LXT905PC | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
| LXT905PE | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT901 | 制造商:LVL1 制造商全稱:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901/LXT907 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC68EN360 Controller |
| LXT901A | 制造商:LVL1 制造商全稱:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901ALC | 制造商:LEVEL ONE 功能描述: |
| LXT901ALE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。