- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369885 > LXT6251A ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT6251A |
| 英文描述： | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| 中文描述： | 的ATM / SONET的映射器|的CMOS | QFP封裝| 208PIN |塑料 |
| 文件頁(yè)數(shù)： | 1/76頁(yè) |
| 文件大?。?/td> | 995K |
| 代理商： | LXT6251A |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
LXT6251A
21 E1 SDH Mapper
Datasheet
The LXT6251A 21E1 Mapper performs asynchronous mapping and demapping of 21 E1 PDH
signals into SDH. The PDH side interfaces with E1 LIUs and framers via NRZ Clock & Data,
while the SDH side uses a standard Telecom bus interface. Further processing by the companion
LXT6051 Overhead Terminator chip creates the final STM-0 or STM-1 signal. One mapper
provides complete processing of 21 E1s in STM-0, while three mappers can process 63 E1s in
STM-1.
The LXT6251A is compliant with the latest releases of ITU-T G.703 and G.707. It provides all
the alarm and control features to easily implement the multiplexer specified in ITU-T G.783.
Applications
Product Features
n
21 or 63 E1 Terminal or ADM SDH
Multiplexer
n
Digital Cross Connect System
n
Digital Loop Carrier Systems (NGDLC)
n
Microwave Radio System
n
Maps and Demaps 21 E1 signals between
PDH and SDH networks via VC-12
asynchronous mapping.
n
Multiplexes the 21 VC-12 signals into
seven interleaved TUG-2 structures for
STM-0 or a TUG-3 structure for STM-1
applications.
n
Configurable as a flexible Add/Drop
Multiplexer for up to 21 E1 tributaries, with
each E1 I/O port assignable to any TU time
slot within an AU-3 or TUG-3.
n
Performs VC-12 path overhead processing
for all 21 VC-12s, including V5, J2 Path
Trace, and K4 Enhanced RDI.
n
Records TU pointer alarms (TU-AIS, TU-
LOP), BIP-2 and REI error counts, TIM
and PLM alarms, and all other V5 POH
alarms for all 21 tributaries.
n
NRZ Data and Clock interface for E1
tributary access.
n
Microprocessor/SEMF interface to set
Signal Label, J2 Path Trace, access alarms
and counters
n
Low power CMOS technology with 3.3V
core and 5V I/O, available in PQFP-208
package.
n
IEEE 1149.1 (JTAG) support.
As of January 15, 2001, this document replaces the Level One document
LXT6251 21 E1 SDH Mapper Datasheet
.
Order Number: 249300-001
January 2001
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT903PC | LAN Transceiver |
| LXT905LC | Laser Mouse VCSEL Assembly Clip |
| LXT905LE | Single-Mode Vertical-Cavity Surface Emitting laser (VCSEL) |
| LXT905PC | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
| LXT905PE | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT901 | 制造商:LVL1 制造商全稱(chēng):LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901/LXT907 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC68EN360 Controller |
| LXT901A | 制造商:LVL1 制造商全稱(chēng):LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901ALC | 制造商:LEVEL ONE 功能描述: |
| LXT901ALE | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LAN Transceiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。