- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360706 > IBM32NPR100EXXCAB133 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM32NPR100EXXCAB133 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁(yè)數(shù)： | 97/131頁(yè) |
| 文件大?。?/td> | 1679K |
| 代理商： | IBM32NPR100EXXCAB133 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)當(dāng)前第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
PRS28.4G
IBM Packet Routing Switch
prs28.03.fm
August 31, 2000
I/O Definitions and Timing
Page 97 of 131
EMB_DATA_OUT
Output
Serial data line that shifts out of the OCM either the command respond or the scan
string data, according to EMB_MODE and based on the EMB clock.
The EMB_DATA_OUT is placed in high-impedance state when the OCM is not in shift
state. The OCM is in shift state one EMB clock cycle after EMB_SELECT = ‘0'b.
EMB_MODE
Input
Used to define the operation type of the OCM when EMB_SELECT is asserted:
0’b:
Instruction / Status operation
1’b:
Scan operation
This signal must be stable one EMB clock cycle before the start of data transmission
and has to be stable for the duration of the transfer.
nEMB_SELECT
Input
active low
Enables the OCM operation specified by EMB_MODE. One EMB clock cycle after the
EMB_SELECT signal becomes active, instruction or scan data is serially shifted into
the OCM via EMB_DATA_IN, and the response or scan data is shifted out of the OCM
on the EMB_DATA_OUT. If EMB_MODE is ‘0'b, one EMB clock cycle after the
EMB_SELECT is deactivated, the instruction in the OCM register is decoded and exe-
cuted.
When EMB_MODE is ‘0’b, the nEMB_SELECT must be deactivated for at least six
internal byte cycles (60 ns) between consecutive shift operations.
In a ring configuration, all OCMs can be simultaneously enabled for data transfer with
a common EMB_SELECT line.
In order to ensure proper initialization during power-on-reset, the EMB_SELECT sig-
nal must be held low.
EMB_MODEnEMB_SELECTOperationDescription
0 0
InstructionInstruction applied to EMB_DATA_IN is shifted into the
OCM instruction register. At the
same time, the content of the
response register is shifted out
on the EMB_DATA_OUT line.
0 1
1 0
InstructionInstruction in OCM instruction register is executed.
OCM ScanSerial scan data applied to EMB_DATA_IN is shifted into
the device SRL strings. At the
same time, the SRL scan string
data is shifted out on the
EMB_DATA_OUT line.
1 1
OCM ScanNo operation occurs
Debug Bus Signals
DBG_SELECT(0:7)
Input
Enables the external debug bus and select the set of signals presented on the
DBG_DATA bus.
Bit PositionBus SelectDescription
0-2
000
Debug bus not used - DBG_DATA bus is tri-stated.
001
Sequencer debug bus selected
010
Address Manager debug bus selected
011
Clock Logic debug bus selected
100
Input Controller debug bus selected - Port Number has to be speci-
fied via DBG_SELECT(3 to 6).
101
M3 Debug 1 bus selected
110
M3 Debug 2 bus selected
111
Stored Memory bus selected
3-6
Port Number:
specifies the port number of the Input Controller,
when the Input Controller Debug Bus is selected.
DBG_DATA(0:15)
Output
Provides direct I/O access (logic analyzer) to the Debug Bus specified by the
DBG_SELECT bus. See
DBG_DATA Bus Definitions
on page 100.
IEEE 1149.1 (JTAG) Interface Signals
Table 21: Signal Definitions
(Page 4 of 6)
Signal Name
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM32NPR101EPXCAC133 | Microprocessor |
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
| IBM39MPEGS420PBA18C | |
| IBM39MPEGS422PBA17C | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM32NPR101EPXCAC133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM39ENV422DLL00C | 制造商:IBM 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。