參數(shù)資料
型號： IBM32NPR100EXXCAB133
英文描述： Microprocessor
中文描述： 微處理器
文件頁數(shù)： 93/131頁
文件大?。?/td> 1679K
代理商： IBM32NPR100EXXCAB133
PRS28.4G
IBM Packet Routing Switch
prs28.03.fm
August 31, 2000
Reset, Initialization, and Operation
Page 93 of 131
6. Issue a Free Current Control Packet Address command via the Table Command Register to free up the
first address in the Control Packet Queue.
7. If the Control Packet Counter is not zero, and/or if another Control Packet Received Interrupt is issued,
perform all above items again.
For external speed expansion, the shared memory start address of the control packet for the slaves is the
same as for the master. Therefore, after issuing the Load Next Control Packet Address command to the
master, the local processor has to read the master Memory Row Address register and write its content to the
slave Memory Row Address Register. The local processor then has to issue the Read Command to the slave,
followed by the Read Command to the master. Only then can the data from the slave and the master be read.
Once the first row is completely read in both master and slave, the same sequence of Read Command to the
slave and the master has to be issued in order to read the second data row in both devices. This is necessary
to guarantee the access time to the slave chip shared memory. All rows in both the master and the slave have
to be read before issuing the Free Current Control Packet Address command to the master.
6.5.2 Control Packet Transmission
Control Packets are sent one at a time. Note that Control Packets can only start at shared memory location
zero. In order to transmit a Control Packet, the following tasks are performed:
1. Load the Memory Row Address Register with value zero.
2. Build the first row of the control packet in the Memory Row Register via the Table Pointer and Table Data
registers.
3. Issue a Memory Row Write command via the Command Register to load the row into shared memory.
4. Update Memory Row Address Register to point to the location where the next row of the packet has to go,
and repeat steps 2 and 3 for all rows of the Control Packet.
5. Specify the output ports which the Control Packet has to be transmitted from, by loading the Control
Packet Destination Register.
6. Issue a Control Packet Transmit command via the Command Register. Wait for a Control Packet Transmit-
ted Interrupt.
For external speed expansion, the local processor must write the rows to the slave and the master devices
before issuing the Control Packet Transmit command. The local processor must first write a row to the slave
device, followed by a row to the master. This sequence is necessary to guarantee access time to the slave
memory.
Note:
The Control Packet Destination Register must be specified only for the master device.
1
0
128 to 160
A and A+1
Table 20: Master and Slave Memory Bank Addressing
External Speed Expansion
Internal Speed Expansion
Packet Size
(Number of bytes)
Addresses to read in master
and slave memory banks
相關(guān)PDF資料
PDF描述
IBM32NPR101EPXCAC133 Microprocessor
IBM37RGB524CF17A Video DAC with Color Palette (RAMDAC)
IBM37RGB524CF22A Video DAC with Color Palette (RAMDAC)
IBM39MPEGS420PBA18C
IBM39MPEGS422PBA17C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM32NPR101EPXCAC133 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
IBM35CPC945C03C-2 制造商:IBM 功能描述:
IBM37RGB524CF17A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
IBM37RGB524CF22A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
IBM39ENV422DLL00C 制造商:IBM 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*