參數(shù)資料
型號(hào): IBM32NPR100EXXCAB133
英文描述: Microprocessor
中文描述: 微處理器
文件頁(yè)數(shù): 44/131頁(yè)
文件大?。?/td> 1679K
代理商: IBM32NPR100EXXCAB133
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
PRS28.4G
IBM Packet Routing Switch
Functional Description
Page 44 of 131
prs28.03.fm
August 31, 2000
3.13.2 Control Packet Transmission
The local processor has write access to the entire packet memory. The memory locations with address 0, 1
and 256 are special (see table below). The contents of these rows can be transmitted upon command from
the local processor.
3.14 Speed Expansion
The purpose of speed expansion is to increase the physical port speed of a switch. Two methods, external
speed expansion and internal speed expansion, are supported. Internal and external speed expansion may
not be combined together.
3.14.1 External Speed Expansion
Two devices, one master and one slave, can be used in external speed expansion mode. The master device
performs all the address handling. It maintains the output queues and the address manager. These compo-
nents are idle in the slave device. Packet addresses, used by the inputs, are sent from the master device to
the slave device on a special input address bus. The timing in a master device enables master inputs to
receive new addresses at the same time as all the slave inputs.
Packet addresses used by the outputs are sent in a similar fashion from the master device to the slave
device. The timing in the master device enables a master output to receive a new retrieve address at the
same time as the slave output. A master output and the corresponding slave output always start the transmis-
sion of a packet simultaneously.
When two devices are in external speed expansion, ports of the same number are grouped together.
3.14.2 Internal Speed Expansion
It is also possible to connect two ports on the same device together in speed expansion. This allows for a
1.77 Gb/s per port 16x16 switch or a 3.54 Gb/s 8x8 switch. The table below shows which inputs and outputs
are combined.
Table 11: Shared Memory Reserved Address for Control Packets
External Speed
Expansion
Internal Speed
Expansion
Packet Size (No. of Bytes)
Shared Memory Reserved Address
0
0
64 to 80
0 and 1
0
1
64 to 80
0 and 256
1
0
64 to 80
0
1
0
128 to 160
0 and 1
相關(guān)PDF資料
PDF描述
IBM32NPR101EPXCAC133 Microprocessor
IBM37RGB524CF17A Video DAC with Color Palette (RAMDAC)
IBM37RGB524CF22A Video DAC with Color Palette (RAMDAC)
IBM39MPEGS420PBA18C
IBM39MPEGS422PBA17C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM32NPR101EPXCAC133 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microprocessor
IBM35CPC945C03C-2 制造商:IBM 功能描述:
IBM37RGB524CF17A 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
IBM37RGB524CF22A 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
IBM39ENV422DLL00C 制造商:IBM 功能描述: