- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360706 > IBM32NPR100EXXCAB133 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM32NPR100EXXCAB133 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁(yè)數(shù)： | 3/131頁(yè) |
| 文件大小： | 1679K |
| 代理商： | IBM32NPR100EXXCAB133 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
PRS28.4G
IBM Packet RoutingSwitch
prs28.03TOC.fm
August 31, 2000
Page 3 of 131
Contents
List of Figures ................................................................................................................ 7
List of Tables .................................................................................................................. 9
1. General Information .................................................................................................. 11
1.1 Features ......................................................................................................................................... 11
1.2 Description .................................................................................................................................... 11
1.3 Ordering Information .................................................................................................................... 12
1.4 Conventions .................................................................................................................................. 12
2. Architecture ............................................................................................................... 15
2.1 Functional Island ........................................................................................................................... 16
2.1.1 Sizing ..................................................................................................................................... 16
2.1.2 Output Queuing and Priorities ............................................................................................... 16
2.1.3 Flow Control .......................................................................................................................... 17
2.1.4 Multicast ................................................................................................................................ 17
2.1.5 Control Packets ..................................................................................................................... 17
2.1.6 Incoming Flow Process ......................................................................................................... 17
2.1.7 Incoming Flow Control ........................................................................................................... 17
2.1.8 Outgoing Flow Process ......................................................................................................... 18
2.1.9 Outgoing Flow Control ........................................................................................................... 18
2.1.10 Signaling .............................................................................................................................. 19
2.1.11 Internal Features ................................................................................................................. 19
2.1.12 Miscellaneous ...................................................................................................................... 20
2.2 Expansion Modes .......................................................................................................................... 22
2.2.1 Speed Expansion .................................................................................................................. 22
2.2.2 Port Expansion ...................................................................................................................... 23
3. Functional Description ............................................................................................. 25
3.1 Logical Interface ............................................................................................................................ 25
3.1.1 Physical Interface .................................................................................................................. 26
3.1.2 Packet Type ........................................................................................................................... 27
3.2 Header Format ............................................................................................................................... 30
3.2.1 Header Byte H0 - Packet Qualifier ........................................................................................ 30
3.2.2 Header Byte H1 and H2 ........................................................................................................ 32
3.2.3 Idle Packet Trailer Byte T ...................................................................................................... 33
3.3 Packet Reception .......................................................................................................................... 33
3.3.1 Master Input Port Operation .................................................................................................. 33
3.3.2 Slave Input Port Operation .................................................................................................... 34
3.3.3 Parity and CRC Errors ........................................................................................................... 34
3.3.4 Address Insertion ................................................................................................................... 35
3.4 Input Flow Control ........................................................................................................................ 35
3.4.1 Memory Threshold Exceeded Condition ............................................................................... 35
3.4.2 Programming the Memory Full Thresholds ........................................................................... 35
3.4.3 Output Queue Threshold Exceeded Condition ...................................................................... 36
3.4.4 Packet Reception Fairness .................................................................................................... 36
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM32NPR101EPXCAC133 | Microprocessor |
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
| IBM39MPEGS420PBA18C | |
| IBM39MPEGS422PBA17C | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM32NPR101EPXCAC133 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM39ENV422DLL00C | 制造商:IBM 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。