- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360706 > IBM32NPR100EXXCAB133 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM32NPR100EXXCAB133 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 58/131頁 |
| 文件大?。?/td> | 1679K |
| 代理商： | IBM32NPR100EXXCAB133 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁
PRS28.4G
IBM Packet Routing Switch
Internal Registers
Page 58 of 131
prs28.03.fm
August 31, 2000
5.2.3 Mode Register
Version Level
R
M
F
I
I
E
G
S
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15
Reset Value
‘0000000101000001’b
OCM Address
0
Access Type
Read/Write
Bits
Description
0 - 7
Version Level
= 1 - Read only. Returns chip version level when read.
8
Reserved
.
9
M3_Reset
. When set, the internal pico-processor is forced to reset state. This bit has to be kept asserted until
the instruction memory is fully programmed.
10
Flow Control Check Enable
. When set, flow control is checked by the input controllers. If a received packet is
destined to an output for which no grant has been given in the past 8 packet cycles, a Flow Control Violation
interrupt is asserted. (Note that this is not the only condition for which the Flow Control Violation is set). The
packet is discarded.
This delayed output queue grant bit map guarantees that a round trip delay of the in-band grant information
from 0 to 8 packet cycles will not cause Flow Control Error.
11
Idle Color Force
. When set, all Idle Packets will be transmitted with the color specified by the Idle Color bit,
regardless of the Expected Color setting.
When the color mechanism is not used, this bit must be set to ‘1’.
12
Idle Color
. Specifies the color to give to all Idle Packets, when the Idle Color Force is set:
0:
Blue Idle Packets
1:
Red Idle Packets
13
Expected Color
. Specifies the expected color of incoming packets after a Color Clear Command is initiated:
0:
Blue packets
1:
Red packets
14
Global Interrupt Mask
. When asserted, no interrupt is generated to the local processor. The chip interrupt pin
(active low) is tri-stated and is pulled-up externally. However, the status register bits are still asserted whenever
the corresponding event or error occurs.
15
Standby
. When high, the application registers can be programmed, while chip functional units are reset. This
mode is entered automatically after reset.
Can only be set by forcing a Flush Reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM32NPR101EPXCAC133 | Microprocessor |
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
| IBM39MPEGS420PBA18C | |
| IBM39MPEGS422PBA17C | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM32NPR101EPXCAC133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM39ENV422DLL00C | 制造商:IBM 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。