- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360706 > IBM32NPR100EXXCAB133 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM32NPR100EXXCAB133 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 33/131頁 |
| 文件大?。?/td> | 1679K |
| 代理商： | IBM32NPR100EXXCAB133 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁
PRS28.4G
IBM Packet Routing Switch
prs28.03.fm
August 31, 2000
Functional Description
Page 33 of 131
H2 is set to 0x‘FF' for internal speed expansion.
When the Flow Control Enable bit of Configuration Register 0 is not set, bytes H1 and H2 are identical to
bytes H1 and H2 of the received header.
3.2.3 Idle Packet Trailer Byte T
The Trailer Byte is only defined for Idle Packets. For the other packet types, the Trailer Byte contains user
data. The Trailer Byte contains an eight-bit CRC checksum value. The trailer CRC of a byte stream is calcu-
lated over all the bytes sent over that stream since the last Idle Packet CRC byte.
The CRC encoding is defined by the generating polynomial X8+X4+X3+X2+1. The initial value for CRC
calculation is programmable via an 8-bit CRC Init field in Configuration Register 1. The initial CRC value is
chosen so that the resulting trailer CRC of a Sync packet equals 0x’33’ for all LU lengths. The CRC Init values
are given in the chapter describing Configuration Register 1.
When an Idle Packet is received, the CRC is verified. In case of an error, it is reported via an interrupt, when
not masked.
3.3 Packet Reception
3.3.1 Master Input Port Operation
Packets are received on an input asynchronously with the packets on the other inputs. When a start of packet
is expected, a master input port performs the following actions:
The packet header is analyzed and the various fields are extracted from the header. The entire packet is
ignored if the header parity is incorrect. The error is reported via CRC Error interrupt and, if not masked,
the main interrupt is asserted. Also, the global CRC Error counter is incremented.
If the header parity is correct and the received packet is not a sync packet, the packet color is extracted.
When the packet type is yellow (which is only possible for Idle Packets), bit n in the Yellow Register is set
(where n is the number of the input port).
Further actions depend on the packet type and are described in the following sections.
3.3.1.1 Idle Packet
In external speed expansion, the slave is informed that an Idle Packet has arrived. The Trailer Byte is verified.
If there is a CRC error, it is reported via the CRC Error interrupt and, if not masked, the main interrupt is
asserted. The global CRC Error counter is also incremented. No further action is taken for Idle Packets (not
stored in shared memory).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM32NPR101EPXCAC133 | Microprocessor |
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
| IBM39MPEGS420PBA18C | |
| IBM39MPEGS422PBA17C | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM32NPR101EPXCAC133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM39ENV422DLL00C | 制造商:IBM 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。