參數(shù)資料
型號(hào): HYB25R144180C
廠商: SIEMENS AG
英文描述: 144-Mbit direct RDRAM(144 Mbit 直接 RDRAM)
中文描述: 144兆位的直接的RDRAM(144兆直接的RDRAM)
文件頁(yè)數(shù): 8/93頁(yè)
文件大?。?/td> 919K
代理商: HYB25R144180C
Direct RDRAM
128/144-MBit (256K
×
16/18
×
32s)
Data Book
8
2.00
The COLC packet uses the S (Start) bit for framing. A COLM or COLX packet is aligned with this
COLC packet, and is also framed by the S bit.
The 23 bit COLC packet has a five bit device address, a five bit bank address, a six bit column
address, and a four bit opcode. The COLC packet specifies a read or write command, as well as
some power management commands.
The remaining 17 bits are interpreted as a COLM (M = 1) or COLX (M = 0) packet. A COLM packet
is used for a COLC write command which needs bytemask control. The COLM packet is associated
with the COLC packet from a time
t
RTR
earlier. An COLX packet may be used to specify an
independent precharge command. It contains a five bit device address, a five bit bank address, and
a five bit opcode. The COLX packet may also be used to specify some housekeeping and power
management commands. The COLX packet is framed within a COLC packet but is not otherwise
associated with any other packet.
Table 6
Field Description for COLC Packet, COLM Packet, and COLX Packet
Field
Description
S
Bit for framing (recognizing) a COLC packet, and indirectly for framing COLM and
COLX packets.
DC4 … DC0
Device address for COLC packet.
BC4 … BC0
Bank address for COLC packet. RsvB denotes bits reserved for future extension
(controller drives 0’s).
C5 … C0
Column address for COLC packet. RsvC denotes bits ignored by the RDRAM.
COP3 …
COP0
Opcode field for COLC packet. Specifies read, write, precharge, and power
management functions.
M
Selects between COLM packet (M = 1) and COLX packet (M = 0).
MA7 … MA0
Bytemask write control bits. 1 = write, 0 = no-write. MA0 controls the earliest byte
on DQA8 … 0.
MB7 … MB0
Bytemask write control bits. 1 = write, 0 = no-write. MB0 controls the earliest byte
on DQB8 … 0.
DX4 … DX0
Device address for COLX packet.
BX4 … BX0
Bank address for COLX packet. RsvB denotes bits reserved for future extension
(controller drives 0’s).
Opcode field for COLX packet. Specifies precharge,
I
OL
control, and power
management functions.
XOP4 …
XOP0
相關(guān)PDF資料
PDF描述
HYB3116160BST-70 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3118160BST-70 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3116160BST-60 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3118160BST-60 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3116160BSJ RES 10K-OHM 1% 0.063W 200PPM THICK-FILM SMD-0402 5K/REEL-7IN-PA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB3116160BSJ 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3116160BSJ-50 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3116160BSJ-60 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3116160BSJ-70 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh
HYB3116160BST-50 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh