- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370785 > HYB25R144180C (SIEMENS AG) 144-Mbit direct RDRAM(144 Mbit 直接 RDRAM) PDF資料下載
參數(shù)資料
| 型號： | HYB25R144180C |
| 廠商： | SIEMENS AG |
| 英文描述： | 144-Mbit direct RDRAM(144 Mbit 直接 RDRAM) |
| 中文描述： | 144兆位的直接的RDRAM（144兆直接的RDRAM） |
| 文件頁數(shù)： | 22/93頁 |
| 文件大?。?/td> | 919K |
| 代理商： | HYB25R144180C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
Direct RDRAM
128/144-MBit (256K
×
16/18
×
32s)
Data Book
22
2.00
COL-to-ROW Packet Interaction
Figure 9
COL-to-ROW Packet Interaction - Timing
Figure 9
shows arbitrary packets on the COL and ROW pins. They must be separated by an
interval
t
CRDELAY
which depends upon the command and address values in the packets.
Table 14
summarizes the
t
CRDELAY
value for all possible cases.
Cases CR1, CR2, CR3, and CR9 show no interaction between the COL and ROW packets, either
because one of the commands is a NOP or because the packets are directed to different devices or
to non-adjacent banks.
Case CR4 is illegal because an already-activated bank is to be re-activated without being
precharged Case CR5 is illegal because an adjacent bank can’t be activated or precharged until
bank Ba is precharged first.
In case CR6, the COLC packet contains a RD command, and the ROW packet contains a PRER
command for the same bank. The
t
RDP
parameter specifies the required spacing.
Likewise, in case CR7, the COLC packet causes an automatic retire to take place, and the ROW
packet contains a PRER command for the same bank. The
t
RTP
parameter specifies the required
spacing.
Case CR8 is labeled “Hazardous” because a WR command should always be followed by an
automatic retire before a precharge is scheduled.
Figure 19
shows an example of what can happen
when the retire is not able to happen before the precharge.
For the purposes of analyzing COL-to-ROW interactions, the PREC, WRA, and RDA commands of
the COLC packet are equivalent to the NOCOP, WR, and RD commands. These commands also
cause a precharge operation to take place. This precharge may converted to an equivalent PRER
command on the ROW pins using the rules summarized in
Figure 14
.
A ROW packet may contain commands other than ACT or PRER. The REFA and REFP commands
are equivalent to ACT and PRER for interaction analysis purposes. The interaction rules of the
NAPR, PDNR, and RLXR commands are discussed in a later section.
Transaction b: ROPb
Transaction a: COPa
DQB8...0
DQA8...0
b0 = {Db, Bb, Rb}
a1 = {Da, Ba, Ca1}
SPT04213
COL4...COL0
ROW2...
ROW0
CTM/CFM
COPa a1
T0
T1
T3
T2
T4
T17
T11
ROPb b0
T8
CRDELAY
t
T5
T6
T7
T9 T10
T14
T12 T13
T15 T16
T18 T19
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB3116160BST-70 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3118160BST-70 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BST-60 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3118160BST-60 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ | RES 10K-OHM 1% 0.063W 200PPM THICK-FILM SMD-0402 5K/REEL-7IN-PA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB3116160BSJ | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-50 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-60 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-70 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BST-50 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。