8 GHz fractionaL-n PLL For price, deli" />
參數(shù)資料
型號: HMC704LP4E
廠商: Hittite Microwave Corporation
文件頁數(shù): 30/44頁
文件大?。?/td> 0K
描述: IC FRACT-N PLL 16BIT 24QFN
標準包裝: 1
類型: 整數(shù) N/小數(shù) N 分頻
PLL:
輸入: CMOS
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:1
差分 - 輸入:輸出: 是/無
頻率 - 最大: 8GHz
除法器/乘法器: 是/無
電源電壓: 3.3V,5V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-VQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 24-QFN 裸露焊盤(4x4)
包裝: 標準包裝
其它名稱: 1127-1066-6
p
ll
s
-
s
M
T
5 - 36
HMC704LP4E
v03.1211
8 GHz fractionaL-n PLL
For price, delivery, and to place orders: Hittite Microwave Corporation,20 Alpha Road, Chelmsford, MA 01824
Phone: 978-250-3343
Fax: 978-250-3373
Order On-line at www.hittite.com
Application Support: Phone: 978-250-3343 or apps@hittite.com
aUX SEriaL Port
The PLL also features a general purpose 16 bit Aux serial Port (AuxsPI). The auxiliary serial port may be used to con-
trol other chips if available, via the Open mode protocol.
The AuxsPI outputs the contents of “Reg 05h” upon receipt of a frequency change command. The AuxsPIdata is out-
put at the AuxsPI clock rate which is fpd (“Reg 05h”[6]). A single AuxsPI transfer requires 16 AuxsPI cycles plus 4
overhead cycles.
rEGiStEr MaP
table 13. reg 00h iD register (read only)
BIT
TYPE
NAME
W
DEFLT
DEsCRIPTION
[23:0]
RO
chip_ID
24
A7975h
PLL subsystem ID, 94075
table 13. reg 00h open Mode and HMc Mode reset Strobe register (Write only)
(Continued)
BIT
TYPE
NAME
W
DEFLT
DEsCRIPTION
[5]
WO
rst_swrst
1
-
strobe (WRITE ONLY) generates soft reset. Resets all digital and
registers to default states
table 13. reg 00h open Mode read address register (Write only) (Continued)
BIT
TYPE
NAME
W
DEFLT
DEsCRIPTION
[4:0]
WO
Open Mode Read Address
5
-
specifies address to read when in Open Mode 2 cycle read
table 14. reg 01h PoWErDn register
BIT
TYPE
NAME
W
DEFLT
DEsCRIPTION
[0]
R/W
chipen_pin_select
1
0
1 = chip enable via CEN pin, Reg01[0]=1 and CEN pin low puts
PLL in Power Down Mode, see Power Down Mode description
0 = PLL subsystem chip enable via sPI (rst_chipen_from_spi)
Reg01[1]
[1]
R/W
chipen_from_spi
1
Controls PLL subsystem Chip Enable (Power Down) if rst_chipen_
pin_select
Reg01[0]=0 and Reg01[1]=1 = chip enabled, CEN don’t care
Reg01[0]=0 and Reg01[1]=0 = chip disabled, CEN don’t care
see Power Down Mode description and csp_enable
[2]
R/W
Keep_Bias On
1
0
keeps internal bias generators on, ignores Chip enable control
[3]
R/W
Keep_PFD_on
1
0
keeps PFD circuit on, ignores Chip enable control
[4]
R/W
Keep_CP_On
1
0
keeps Charge Pump on, ignores Chip enable control
[5]
R/W
Keep_Ref_buf ON
1
0
keeps Reference buffer block on, ignores Chip enable control
[6]
R/W
Keep_VCO_on
1
0
keeps VCO divider buffer on, ignores Chip enable control
[7]
R/W
Keep_GPO_driver ON
1
0
keeps GPO output Driver ON, ignores Chip enable control
[8]
R/W
reserved
1
0
reserved
相關(guān)PDF資料
PDF描述
HMC830LP6GE IC FRACT-N PLL W/VCO 40QFN
HMP8117CNZ IC VIDEO DECODER NTSC/PAL 80PQFP
HMP8156ACNZ IC VIDEO ENCODER NTSC/PAL 64MQFP
HSP45102SC-40Z IC OSC NCO 40MHZ 28-SOIC
HSP45106JC-33Z IC OSC NCO 33MHZ 84-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HMC704LP4ETR 制造商:Hittite Microwave Corp 功能描述:IC FRACT-N PLL 16BIT 24QFN
HMC705LP4 制造商:HITTITE 制造商全稱:Hittite Microwave Corporation 功能描述:6.5 GHz PROGRAMMABLE DIVIDER (N = 1 - 17)
HMC705LP4E 制造商:Hittite Microwave Corp 功能描述:IC DIVIDER HBT PROGR 24-QFN
HMC705LP4ETR 功能描述:IC DIVIDER HBT PROGR 24QFN 制造商:analog devices inc. 系列:- 包裝:剪切帶(CT) 零件狀態(tài):在售 功能:分頻器 頻率:100MHz ~ 6.5GHz RF 類型:- 輔助屬性:- 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商器件封裝:24-QFN(4x4) 標準包裝:1
hmc706lc3c 制造商:Hittite Microwave Corp 功能描述:IC CONV NRZ-RZ 13GBPS 16SMD