- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1996 > HMC704LP4E (Hittite Microwave Corporation)IC FRACT-N PLL 16BIT 24QFN PDF資料下載
參數(shù)資料
| 型號： | HMC704LP4E |
| 廠商： | Hittite Microwave Corporation |
| 文件頁數(shù)： | 28/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRACT-N PLL 16BIT 24QFN |
| 標準包裝： | 1 |
| 類型： | 整數(shù) N/小數(shù) N 分頻 |
| PLL： | 是 |
| 輸入： | CMOS |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 8GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3.3V，5V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 24-QFN 裸露焊盤（4x4） |
| 包裝： | 標準包裝 |
| 其它名稱： | 1127-1066-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
p
ll
s
-
s
M
T
5 - 34
HMC704LP4E
v03.1211
8 GHz fractionaL-n PLL
For price, delivery, and to place orders: Hittite Microwave Corporation,20 Alpha Road, Chelmsford, MA 01824
Phone: 978-250-3343
Fax: 978-250-3373
Order On-line at www.hittite.com
Application Support: Phone: 978-250-3343 or apps@hittite.com
open Mode - Serial Port rEaD operation
A typical READ cycle is shown in Figure 39.
In general, in Open Mode the LD_sDO line is always active during the WRITE cycle. During any Open Mode sPI cycle
LD_sDO will contain the data from the current address written in “Reg 00h”[4:0]. If “Reg 00h”[4:0] is not changed then
the same data will always be present on LD_sDO when an Open Mode cycle is in progress. If it is desired to READ from
a specific address, it is necessary in the first sPI cycle to write the desired address to “Reg 00h”[4:0], then in the next
sPI cycle the desired data will be available on LD_sDO.
An example of the Open Mode two cycle procedure to read from any random address is as follows:
a. The Master (host), on the first 24 falling edges of sCLK places 24 bit data, d23:d0, MsB first, on sDI
as shown in Figure 39. d23:d5 should be set to zero. d4:d0 = address of the register to be READ on
the next cycle.
b. the slave (PLL) shifts in data on sDI on the first 24 rising edges of sCLK
c. Master places 5 bit register address , r4:r0, ( the address the READ ADDREss register), MsB first,
on the next 5 falling edges of sCLK (23-29). r4:r0=00000.
d. slave shifts the register bits on the next 5 rising edges of sCLK (23-29).
e. Master places 3 bit chip address, a2:a0, MsB first, on the next 3 falling edges of sCLK (30-32).Chip
address is always 000 for RF PLL-VCOs.
f.
slave shifts the chip address bits on the next 3 rising edges of sCLK (30-32).
g. Master asserts sEN after the 32nd rising edge of sCLK.
h. slave registers the sDI data on the rising edge of sEN.
i.
Master clears sEN to complete the address transfer of the two part READ cycle.
j.
If we do not wish to write data to the chip at the same time as we do the second cycle , then it is
recommended to simply rewrite the same contents on sDI to Register zero on the READ back part
of the cycle.
k. Master places the same sDI data as the previous cycle on the next 32 falling edges of sCLK.
l.
slave (PLL) shifts the sDI data on the next 32 rising edges of sCLK.
m. slave places the desired data (i.e. data from address in “Reg 00h”[4:0 ]) on LD_sDO on the next 32
rising edges of sCLK. Lock Detect is disabled.
n. Master asserts sEN after the 32nd rising edge of sCLK to complete the cycle and revert back to
Lock Detect on LD_sDO.
Note that if the chip address bits are unrecognized (a2:a0), the slave will tri-state the LD_sDO output to prevent a pos-
sible contention issue.
table 12. SPi open Mode - read timing characteristics
Parameter
Conditions
Min.
Typ.
Max.
Units
t1
t2
t3
t4
t5
sDI setup time
sDI hold time
sEN low duration
sEN high duration
sCLK Rising Edge to sDO time
3
10
8.2+0.2ns/pF
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMC830LP6GE | IC FRACT-N PLL W/VCO 40QFN |
| HMP8117CNZ | IC VIDEO DECODER NTSC/PAL 80PQFP |
| HMP8156ACNZ | IC VIDEO ENCODER NTSC/PAL 64MQFP |
| HSP45102SC-40Z | IC OSC NCO 40MHZ 28-SOIC |
| HSP45106JC-33Z | IC OSC NCO 33MHZ 84-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMC704LP4ETR | 制造商:Hittite Microwave Corp 功能描述:IC FRACT-N PLL 16BIT 24QFN |
| HMC705LP4 | 制造商:HITTITE 制造商全稱:Hittite Microwave Corporation 功能描述:6.5 GHz PROGRAMMABLE DIVIDER (N = 1 - 17) |
| HMC705LP4E | 制造商:Hittite Microwave Corp 功能描述:IC DIVIDER HBT PROGR 24-QFN |
| HMC705LP4ETR | 功能描述:IC DIVIDER HBT PROGR 24QFN 制造商:analog devices inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 功能:分頻器 頻率:100MHz ~ 6.5GHz RF 類型:- 輔助屬性:- 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商器件封裝:24-QFN（4x4） 標準包裝:1 |
| hmc706lc3c | 制造商:Hittite Microwave Corp 功能描述:IC CONV NRZ-RZ 13GBPS 16SMD |
發(fā)布緊急采購，3分鐘左右您將得到回復。