- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370499 > HDMP-1032 1.4 GBd Transmitter Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 傳送器) PDF資料下載
參數(shù)資料
| 型號(hào)： | HDMP-1032 |
| 英文描述： | 1.4 GBd Transmitter Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 傳送器) |
| 中文描述： | 1.4 GBd發(fā)射機(jī)芯片組與CIMT編碼器/解碼器和可變數(shù)據(jù)速率（帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd傳送器） |
| 文件頁(yè)數(shù)： | 25/32頁(yè) |
| 文件大?。?/td> | 346K |
| 代理商： | HDMP-1032 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
25
An external serial clock can be
used instead of the VCO clock.
This is accomplished by setting
TCLKENB high and applying
a serial rate clock to TXCLK.
Note that this mode is used for
diagnostic purposes only.
One of three frequency bands
may be selected by applying the
appropriate values to TXDIV1/0.
The VCO or TXCLK frequency
is divided by N where N is 1, 2,
or 4 based on the settings of
TXDIV1/0 as shown in the table
below. This divided version of the
VCO clock or TXCLK is used as
the serial rate clock.
N
1
2
4
TXDIV1
0
0
1
TXDIV0
0
1
X
Rx Operation Principles
The HDMP-1034 (Rx) is imple-
mented monolithically in a high
performance 25 GHz f
t
silicon
bipolar process. The Rx accepts
a serial stream of 20 bit Condi-
tional Invert with Master Transi-
tion (CIMT) line code words and
outputs parallel 16 bit/17 bit Data
Words or 14 bit Control Words.
The Rx performs the following
functions for link operation:
Frequency Lock
Phase Lock
Word Synchronization
Demultiplexing
Word Decoding
Error Detection
Automatic Parallel Word Phase
Adjustment
Rx Data Path
Figure 4 shows a simplified block
diagram of the receiver. The data
path consists of an Input Sampler,
a Word Demultiplexer, a Coding
Field (C-Field) Decoder, and a
Word Field (W-Field) Decoder.
An on-chip phase-lock loop
(PLL) is used to extract timing
reference from the serial input
(HSIN
±
). The PLL includes a
Phase-Frequency Detector, a
Loop Filter, and a voltage con-
trolled oscillator (VCO). All the
Rx internal clock signals are gen-
erated from a Clock Generator
that is driven by either the inter-
nal VCO or an external signal,
TSTCLK, depending on whether
both RXDIV1/0 are set high.
Rx Phase-Lock Loop
A detailed block diagram for the
Rx Phase Lock Loop is shown in
Figure 11. A frequency detector
locks the VCO to the reference
clock. Once this is achieved,
a lock indication engages the
phase detector, which maintains
phase lock of the high speed in-
coming bits to that of the internal
bit clock.
The integrator, which requires
one external capacitor, controls
the frequency of the VCO. The
output of the VCO is fed into a
Range Selector block, which
further divides the VCO clock to
the bit rate clock. The RXDIV1/0
inputs select between divide by
1, 2, or 4 ranges, as well as a test
clock bypass mode. The bit rate
clock then drives the clock gen-
erator, which provides clocks to
the entire chip.
Rx Decoding
In Figure 4, the word
demultiplexer de-serializes the
recovered serial data from the
Input Sampler, and outputs
the resulting parallel data one
word at a time. Every word is
composed of a 16-bit Word Field
(W-Field) and a 4-bit Coding
Field (C-Field). The C-Field
(c0-c3) together with the two
center bits of the W-Field
(w7 and w8) are then decoded by
the C-Field decoder to determine
the content of the word. The
W-Field decoder is controlled by
the outputs of the C-Field de-
coder. If an inverted Data Word
or Control Word is detected, the
W-Field decoder will automati-
cally invert the W-Field data. If
a Control Word is detected, the
W-Field decoder will shift the
bottom half of the W-Field so that
the outputs are at pins RX[0-13].
RXDATA = 1 indicates that data
word is detected by the receiver.
RXCNTL = 1 indicates that a
control word is detected by the
receiver. An idle word is detected
by the receiver if RXDATA = 0,
RXCNTL = 0, and RXERROR = 0.
Figure 11. HDMP-1034 (Rx) Phase-Lock Loop.
0
1
HSIN
PHASE
DETECTOR
LOOP
FILTER
VCO
RXDIV1/0
FREQUENCY
DETECTOR
INTERNAL
CLOCKS
REFCLK
EXTERNAL CAP
DIVIDE
BY N
CLOCK
GENERATOR
TSTCLK
INTERNAL
CLOCKS
LOCK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1034 | 1.4 GBd Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 接收器) |
| HDMP-1512 | Fibre Channel Transmitter Chipset(光纖通道傳送芯片) |
| HDMP-1514 | Fibre Channel Receiver Chipset(光纖通道接收芯片) |
| HDMP-1526 | Transistor Diode Kit;Contents Of Kit:Transistor/Diode Kit |
| HDMP-1536 | Fibre Channel Transceiver Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1032A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.4 GBd Transmitter Chip with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1034 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1034A | 制造商:HP 制造商全稱:Agilent(Hewlett-Packard) 功能描述:Transmitter/Receiver Chip Set |
| HDMP-1512 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transmitter and Receiver Chipset |
| HDMP-1514 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transmitter and Receiver Chipset |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。