- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370499 > HDMP-1032 1.4 GBd Transmitter Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 傳送器) PDF資料下載
參數(shù)資料
| 型號： | HDMP-1032 |
| 英文描述： | 1.4 GBd Transmitter Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 傳送器) |
| 中文描述： | 1.4 GBd發(fā)射機芯片組與CIMT編碼器/解碼器和可變數(shù)據(jù)速率（帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd傳送器） |
| 文件頁數(shù)： | 12/32頁 |
| 文件大?。?/td> | 346K |
| 代理商： | HDMP-1032 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
12
HDMP-1032 (Tx), HDMP-1034 (Rx)
DC Electrical Specifications
Tc = –20
°
C to +85
°
C, V
CC
= 3.15V to 3.45V, Typical values are at Tc = 25
°
C, V
CC
= 3.3V
Symbol
Parameter
V
IH,TTL
TTL Input High Voltage Level, Guaranteed high signal
for all inputs.
V
IL,TTL
TTL Input Low Voltage Level, Guaranteed low signal
for all inputs.
V
OH,TTL
TTL Output High Voltage Level, I
OH
= -400
μ
A
V
OL,TTL
TTL Output Low Voltage Level, I
OL
= 500
μ
A
I
IH,TTL
Input High Current, V
IN
= V
CC
I
IL,TTL
Input Low Current, V
IN
= 0 volts
V
IP,H50
H50 Input Peak-To-Peak Differential Voltage
V
OP,BLL
BLL Output Peak-To-Peak Differential Voltage,
Terminated with 50
, ac coupled
I
CC,Tx
Transmitter V
CC
Supply Current
I
CC,Rx
Receiver V
CC
Supply Current
Unit
V
Min.
2.0
Typ.
Max.
V
CC
V
0
0.8
V
V
μ
A
μ
A
mV
mV
2.2
0
V
CC
0.6
40
600
200
1000
mA
mA
180
200
AC Electrical Specifications
Tc = 25
°
C
Symbol
t
r,TTL in
t
f,TTL in
t
r,TTL out
t
f,TTL out
t
r,BLL
t
f,BLL
VSWR
i,H50
VSWR
o,BLL
t
fa
Parameter
Input TTL Rise Time, 0.8 to 2.0 volts
Input TTL Fall Time, 2.0 to 0.8 volts
Output TTL Rise time, 0.8 to 2.0 volts, 10 pF load
Output TTL Fall Time, 2.0 to 0.8 volts, 10 pF load
BLL Rise Time, Terminated with 50, ac coupled
1
BLL Fall Time, Terminated with 50, ac coupled
1
H50 Input VSWR
BLL Output VSWR
Transmitter & Receiver Frequency Acquisition Time
at Power-on
2
Receiver Word Alignment Time
Unit
nsec
nsec
nsec
nsec
psec
psec
Min.
Typ.
2
2
Max.
3.0
3.0
240
240
2:1
2:1
4
msec
t
Rx_wa
Words
300
Notes
1. Rise and fall times are measured between 20% and 80% of the voltage range.
2. Frequency acquisition time is independent of DIV1/DIV0 data rate range.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1034 | 1.4 GBd Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 接收器) |
| HDMP-1512 | Fibre Channel Transmitter Chipset(光纖通道傳送芯片) |
| HDMP-1514 | Fibre Channel Receiver Chipset(光纖通道接收芯片) |
| HDMP-1526 | Transistor Diode Kit;Contents Of Kit:Transistor/Diode Kit |
| HDMP-1536 | Fibre Channel Transceiver Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1032A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.4 GBd Transmitter Chip with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1034 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1034A | 制造商:HP 制造商全稱:Agilent(Hewlett-Packard) 功能描述:Transmitter/Receiver Chip Set |
| HDMP-1512 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transmitter and Receiver Chipset |
| HDMP-1514 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transmitter and Receiver Chipset |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。