- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370499 > HDMP-1032 1.4 GBd Transmitter Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 傳送器) PDF資料下載
參數(shù)資料
| 型號： | HDMP-1032 |
| 英文描述： | 1.4 GBd Transmitter Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 傳送器) |
| 中文描述： | 1.4 GBd發(fā)射機芯片組與CIMT編碼器/解碼器和可變數(shù)據(jù)速率（帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd傳送器） |
| 文件頁數(shù)： | 10/32頁 |
| 文件大?。?/td> | 346K |
| 代理商： | HDMP-1032 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
10
Figure 5. HDMP-1032 (Tx) Timing Diagram.
HDMP-1032 (Tx) Timing Characteristics
Tc = –20
°
C to +85
°
C, V
CC
= 3.15V to 3.45V
Symbol
Parameter
t
s
Setup Time, for TX[0-15], TXDATA, TXCNTL and
TXFLAG Relative to Rising Edge of TXCLK.
t
h
Hold Time, for TX[0-15], TXDATA, TXCNTL and
TXFLAG Relative to Rising Edge of TXCLK.
Unit
nsec
Min.
2.5
Typ.
Max.
nsec
2.5
HDMP-1032 (Tx) Timing
The Tx timing diagram is shown
in Figure 5. Under normal opera-
tions, the Tx PLL locks an inter-
nally generated clock to the
incoming TXCLK at which time
LOCKED is set high. The incom-
ing data, TX[0-15], TXDATA,
TXCNTL, and TXFLAG are
latched by this internal clock. The
data must be valid for t
s
before it is sampled and remain
valid for a time t
h
after it is
sampled.
The setup and hold time param-
eters, t
s
and t
h
, are referenced to
the rising edge of TXCLK.
The start of a word, bit TX[0],
in the high speed serial output
occurs after a delay of t
d
after
the rising edge of the TXCLK.
The typical value of t
d
is
approximately one clock cycle.
t
s
t
h
t
d
W-FIELD
C-FIELD
TXCLK
TX[0-15]
TXDATA
TXCNTL
TXFLAG
HSOUT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1034 | 1.4 GBd Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 接收器) |
| HDMP-1512 | Fibre Channel Transmitter Chipset(光纖通道傳送芯片) |
| HDMP-1514 | Fibre Channel Receiver Chipset(光纖通道接收芯片) |
| HDMP-1526 | Transistor Diode Kit;Contents Of Kit:Transistor/Diode Kit |
| HDMP-1536 | Fibre Channel Transceiver Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1032A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.4 GBd Transmitter Chip with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1034 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1034A | 制造商:HP 制造商全稱:Agilent(Hewlett-Packard) 功能描述:Transmitter/Receiver Chip Set |
| HDMP-1512 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transmitter and Receiver Chipset |
| HDMP-1514 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transmitter and Receiver Chipset |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。