- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383012 > GM72V66841Exx (Hynix Semiconductor Inc.) 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | GM72V66841Exx |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| 中文描述： | 2097152字× 8位× 4個(gè)銀行同步動(dòng)態(tài)RAM |
| 文件頁(yè)數(shù)： | 35/57頁(yè) |
| 文件大?。?/td> | 592K |
| 代理商： | GM72V66841EXX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)當(dāng)前第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)
LG Semicon
GM72V66841CT/CLT
Mode Register Set to Bank-Active Command
Interval :
The interval between setting the mode
register and executing a bank-active command
must be no less than
t
RSA
.
34
CLK
Command
t
RSA
Address
(A0-A13)
Mode
Register Set
Bank
Active
MRS
ACTV
CODE
BS & ROW
DQM Control
(GM72V661641CT/CLT)
The DQMU and DQML mask the upper and
lower bytes of DQ data, respectively. The timing
of DQMU/DQML is different during reading and
writing.
Reading:
When data is read, the output buffer
can be controlled by DQMU/DQML. By setting
DQMU/DQML to Low, the output buffer
becomes Low-Z, enabling data output. By setting
DQMU/DQML to High, the output buffer
becomes High-Z, and the corresponding data is
not output. However, internal reading operations
continue. The latency of DQMU/DQML during
reading is 2.
DQM Control
(
GM72V66841CT/CLT,GM72V66441CT
)
The DQM mask DQ data. The timing of DQM is
different during reading and writing.
Reading:
When data is read, the output buffer
can be controlled by DQM. By setting DQM to
Low, the output buffer becomes Low-Z, enabling
data output. By setting DQM to High, the output
buffer becomes High-Z, and the corresponding
data is not output. However, internal reading
operations continue. The latency of DQM during
reading is 2.
Writing:
Input data can be masked by DQM. By
setting DQM to Low, data can be written. In
addition, when DQM is set to High, the
corresponding data is not written, and the
previous data is held. The latency of DQM during
writing is 0.
Writing:
Input data can be masked by
DQMU/DQML. By setting DQMU/DQML to
Low, data can be written. In addition, when
DQMU/DQML is set to High, the corresponding
data is not written, and the previous data is held.
The latency of DQMU/DQML during writing
is 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GM72V66841ELT-7 | 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| GM72V66841ELT-75 | 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| GM72V66841ET-7 | 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| GM72V66841ET-7K | 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| GM7630 | FIXED MULTI - OUTPUT REGULATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GM73V1892H16C | 制造商:Hynix Semi 功能描述: 制造商:LGS 功能描述:73V1892H16C |
| GM74 | 制造商:3M Electronic Products Division 功能描述:Gasket sealing 50ml |
| GM7500 | 制造商:GAMMA 制造商全稱:GAMMA 功能描述:PULSE-WIDTH-MODULATION CONTROL CIRCUITS |
| GM7500D16T | 制造商:GAMMA 制造商全稱:GAMMA 功能描述:PULSE-WIDTH-MODULATION CONTROL CIRCUITS |
| GM7500S16R | 制造商:GAMMA 制造商全稱:GAMMA 功能描述:PULSE-WIDTH-MODULATION CONTROL CIRCUITS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。