- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223478 > BX80551PG3000FN (INTEL CORP) 32-BIT, 3000 MHz, MICROPROCESSOR, PBGA775 PDF資料下載
參數(shù)資料
| 型號： | BX80551PG3000FN |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 3000 MHz, MICROPROCESSOR, PBGA775 |
| 封裝： | FLIP CHIP, LGA-775 |
| 文件頁數(shù)： | 76/106頁 |
| 文件大小： | 2713K |
| 代理商： | BX80551PG3000FN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
Datasheet
71
Land Listing and Signal Descriptions
MCERR#
Input/
Output
MCERR# (Machine Check Error) is asserted to indicate an unrecoverable error
without a bus protocol violation. It may be driven by all processor FSB agents.
MCERR# assertion conditions are configurable at a system level. Assertion
options are defined by the following options:
Enabled or disabled.
Asserted, if configured, for internal errors along with IERR#.
Asserted, if configured, by the request initiator of a bus transaction after it
observes an error.
Asserted by any bus agent when it observes an error in a bus transaction.
For more details regarding machine check architecture, refer to the IA-32
Software Developer’s Manual, Volume 3: System Programming Guide.
MSID[1:0]
Input
MSID0 is used to indicate to the processor whether the platform supports
processors with the Platform Requirement Bit (PRB) set. A processor with
PRB = 1 will only boot if its MSID0 pin is electrically low. A processor with
PRB = 0 will ignore this input.
MSID1 is ignored by the processor.
PROCHOT#
Output
or
Input/
Output
For the Pentium D processor PROCHOT# can be configured via BIOS as an
output or a bi-directional signal.
As an output, PROCHOT# (Processor Hot) will go active when the processor
temperature monitoring sensor detects that one or both cores has reached its
maximum safe operating temperature. This indicates that the processor
Thermal Control Circuit (TCC) has been activated, if enabled.
As a bi-directional signal, assertion of PROCHOT# by the system will activate
the TCC, if enabled, for both cores. The TCC will remain active until the system
de-asserts PROCHOT#. See Section 5.2.3 for more details.
PWRGOOD
Input
PWRGOOD (Power Good) is a processor input. The processor requires this
signal to be a clean indication that the clocks and power supplies are stable and
within their specifications. ‘Clean’ implies that the signal will remain low
(capable of sinking leakage current), without glitches, from the time that the
power supplies are turned on until they come within specification. The signal
must then transition monotonically to a high state. PWRGOOD can be driven
inactive at any time, but clocks and power must again be stable before a
subsequent rising edge of PWRGOOD.
The PWRGOOD signal must be supplied to the processor; it is used to protect
internal circuits against voltage sequencing issues. It should be driven high
throughout boundary scan operation.
REQ[4:0]#
Input/
Output
REQ[4:0]# (Request Command) must connect the appropriate pins/lands of all
processor FSB agents. They are asserted by the current bus owner to define
the currently active transaction type. These signals are source synchronous to
ADSTB0#. Refer to the AP[1:0]# signal description for a details on parity
checking of these signals.
RESET#
Input
Asserting the RESET# signal resets the processor to a known state and
invalidates its internal caches without writing back any of their contents. For a
power-on Reset, RESET# must stay active for at least one millisecond after
VCC and BCLK have reached their proper specifications. On observing active
RESET#, all FSB agents will de-assert their outputs within two clocks. RESET#
must not be kept asserted for more than 10 ms while PWRGOOD is asserted.
A number of bus signals are sampled at the active-to-inactive transition of
RESET# for power-on configuration. These configuration options are described
in the Section 6.1.
This signal does not have on-die termination and must be terminated on the
system board.
RS[2:0]#
Input
RS[2:0]# (Response Status) are driven by the response agent (the agent
responsible for completion of the current transaction), and must connect the
appropriate pins/lands of all processor FSB agents.
Table 4-3. Signal Description (Sheet 6 of 8)
Name
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BX805565130P | 64-BIT, MICROPROCESSOR, BGA771 |
| BX805573060 | 64-BIT, 2400 MHz, MICROPROCESSOR, CBGA775 |
| BX80562X3210SLACU | 64-BIT, 266 MHz, MICROPROCESSOR, PBGA775 |
| BX80616I5660SLBLV | 64-BIT, 133 MHz, MICROPROCESSOR, PBGA1156 |
| BXA10-48D15-S | DC to DC Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BX80552352 S L96P | 制造商:Intel 功能描述:MPU Celeron 制造商:Intel 功能描述:MPU Celeron? D Processor 352 65nm 3.2GHz 775-Pin FCLGA4 |
| BX80552360 S L9KK | 制造商:Intel 功能描述:MPU CELERON 65NM 3.46GHZ 775PIN FCLGA4 - Boxed Product (Development Kits) |
| BX80552631 | 制造商:Intel 功能描述:Pentium4 Processor 630 3.0GHz with fan |
| BX80552631 S L9KG | 制造商:Intel 功能描述: |
| BX80552641T2 | 制造商:Intel 功能描述:P4 641 3.2GHZ LP-BTX 2MB - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。