- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9887AKSZ-140 (Analog Devices Inc)IC INTRFACE ANALOG/DVI 160-MQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9887AKSZ-140 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTRFACE ANALOG/DVI 160-MQFP |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 應(yīng)用： | 圖形卡，VGA 接口 |
| 接口： | 模擬和數(shù)字 |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 封裝/外殼： | 160-BQFP |
| 供應(yīng)商設(shè)備封裝： | 160-MQFP（28x28） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
| 產(chǎn)品目錄頁面： | 788 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9887A
Rev. B | Page 14 of 52
CKINV
Sampling Clock Inversion (Optional)
This pin can be used to invert the pixel sampling
clock, which has the effect of shifting the sampling
phase 180°. This supports the alternate pixel
sampling mode, wherein higher frequency input
signals (up to 340 MPPS) can be captured by
sampling the odd pixels and capturing the even
pixels on the subsequent frame.
This pin should be used only during blanking
intervals (typically vertical blanking), because it
might produce several samples of corrupted data
during the phase shift.
CKINV should be grounded when not used.
Either or both signals can be used, depending on
the timing mode and the interface design used.
Sync Outputs
HSOUT
Horizontal Sync Output
A reconstructed, phase-aligned version of the HSYNC
input. Both the polarity and duration of this output
can be programmed via serial bus registers.
By maintaining alignment with DATACK,
DATACK, and Data, data timing with respect to
horizontal sync can be determined.
SOGOUT Sync-on-Green Slicer Output
This pin can be programmed to output either the
composite sync output from the sync-on-green slicer
comparator or an unprocessed, but delayed, version
of the HSYNC input. See the sync processing block
diagram (Figure 43) to see how this pin is connected.
Voltage References
REFOUT Internal Reference Output
This is the output from the internal 1.25 V band gap
reference. This output is intended to drive relatively
light loads. It can drive the AD9887A reference input
directly, but should be externally buffered if it is used
to drive other loads, as well.
The absolute accuracy of this output is ±4%, and the
temperature coefficient is ±50 ppm, which is adequate
for most AD9887A applications. If higher accuracy
is required, an external reference can be used instead.
When using an external reference, connect this pin
to ground through a 0.1 μF capacitor.
REFIN
Reference Input
The reference input accepts the master reference
voltage for all AD9887A internal circuitry (1.25 V ±
10%). It can be driven directly by the REFOUT pin.
Its high impedance presents a very light load to the
reference source.
This pin should always be bypassed to ground with
a 0.1 μF capacitor.
PLL Filter
FILT
External Filter Connection
For proper operation, the pixel clock generator, PLL,
requires an external filter. Connect the filter shown
in Figure 11 to this pin. For optimal performance,
minimize noise and parasitics on this node.
Data Outputs
RED A
Data Output, Red Channel, Port A/Even
RED B
Data Output, Red Channel, Port B/Odd
GREEN B Data Output, Green Channel, Port B/Odd
BLUE A
Data Output, Blue Channel, Port A/Even
BLUE B
Data Output, Blue Channel, Port B/Odd
These are the main data outputs. Bit 7 is the MSB.
Each channel has two ports. When the part is operated
in single-channel mode (DEMUX = 0), all data
presented to Port A and Port B is placed in a high
impedance state. Programming demux to 1 establishes
the dual-channel mode, wherein alternate pixels are
presented to the Port A and Port B of each channel.
These appear simultaneously; two pixels are presented
at the time of every second input pixel when PAR is
set to 1 (parallel mode). When PAR is set to 0, pixel
data appears alternately on the two ports, one new
sample with each incoming pixel (interleaved mode).
In dual-channel mode, the first pixel after Hsync is
routed to Port A. The second pixel goes to Port B,
the third to Port A, and so on.
The delay from pixel sampling time to output is
fixed. When the sampling time is changed by adjusting
the PHASE register, the output timing is shifted as well.
The DATACK, DATACK, and HSOUT outputs are
also moved; therefore, the timing relationship among
the signals is maintained.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9888KSZ-170 | IC ANALOG INTRFC 170MSPS 128MQFP |
| AD9895KBCZRL | IC CCD SIGNAL PROC/GEN 64-CSPBGA |
| AD9910BSVZ-REEL | IC DDS 1GSPS 14BIT PAR 100TQFP |
| AD9911BCPZ-REEL7 | IC DDS 500MSPS DAC 10BIT 56LFCSP |
| AD9912ABCPZ | IC DDS 1GSPS DAC 14BIT 64LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9887AKSZ-1401 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Display |
| AD9887AKSZ-170 | 功能描述:IC INTRFACE ANALOG/DVI 160-MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9887AKSZ-170 | 制造商:Analog Devices 功能描述:IC DUAL DISPLAY INTERFACE |
| AD9887AKSZ-1701 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Display |
| AD9887APCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。