- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9887AKSZ-140 (Analog Devices Inc)IC INTRFACE ANALOG/DVI 160-MQFP PDF資料下載
參數(shù)資料
| 型號： | AD9887AKSZ-140 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 33/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTRFACE ANALOG/DVI 160-MQFP |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 應(yīng)用： | 圖形卡，VGA 接口 |
| 接口： | 模擬和數(shù)字 |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 封裝/外殼： | 160-BQFP |
| 供應(yīng)商設(shè)備封裝： | 160-MQFP（28x28） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
| 產(chǎn)品目錄頁面： | 788 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9887A
Rev. B | Page 39 of 52
0x0F 1
Green Clamp Select
A bit that determines whether the green channel is
clamped to ground or to midscale.
Table 23. Green Clamp Select Settings
Clamp
Function
0
Clamp to ground
1
Clamp to midscale (Pin 109)
The default setting for this register is 0.
0x0F 0
Blue Clamp Select
A bit that determines whether the blue channel is
clamped to ground or to midscale.
Table 24. Blue Clamp Select Settings
Clamp
Function
0
Clamp to ground
1
Clamp to midscale (Pin 99)
The default setting for this register is 0.
Mode Control 2
0x10 7
Data Output Clock Invert (CKINV)
A control bit for the inversion of the output data clocks
(Pin 134 and Pin 135). This function only works for the
digital interface. When not inverted, data is output upon
the trailing edge of the data clock. See Figure 37 through
Figure 40 for how this affects timing.
Table 25. Data Output Clock Invert (CKINV) Settings
CKINV
Function
0
Not inverted
1
Inverted
The default for this register is 0.
0x10 6
Pixel Select
This bit selects either one or two pixels per clock mode
for the digital interface. It determines whether the
output is from a single port (even port only) at the full
data rate, or from two ports (both even and odd ports) at
half the full data rate per port. Logic 0 selects one pixel
per clock (even port only). Logic 1 selects two pixels per
clock (both ports). See the Digital Interface Timing
representations of this function. Note that this function
operates exactly like the demux function on the analog
interface.
Table 26. Pixel Select Settings
Pixel Select
Function
0
One pixel per clock
1
Two pixels per clock
The default for this register is 0.
0x10 5, 4
Output Drive
These two bits select the drive strength for the high
speed digital outputs (all data output and clock output
pins). Higher drive strength results in faster rise/fall
times and enables easier capture of data in general.
Lower drive strength results in slower rise/fall times and
reduces EMI and digitally generated power supply noise.
The exact timing specifications for each of these modes
are specified in Table 7.
Table 27. Output Drive Strength Settings
Bit 5
Bit 4
Result
1
X
High drive strength
0
1
Medium drive strength
0
Low drive strength
The default for this register is 11. This option works on
both the analog and digital interfaces.
0x10 3
Power-Down Outputs (PDO)
This bit can put the outputs into a high impedance mode.
This applies to all outputs except SOGOUT and REFOUT.
Table 28. Power-Down Output (PDO) Settings
PDO
Function
0
Normal operation
1
Three-state
The default for this register is 0. This option works on
both the analog and digital interfaces.
0x10 2
Sync Detect Polarity
This pin controls the polarity of the sync detect output
pin (Pin 136).
Table 29. Sync Detect Polarity Settings
Polarity
Function
0
Activity = Logic 1 output
1
Activity = Logic 0 output
The default for this register is 0. This option works on
both the analog and digital interfaces.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9888KSZ-170 | IC ANALOG INTRFC 170MSPS 128MQFP |
| AD9895KBCZRL | IC CCD SIGNAL PROC/GEN 64-CSPBGA |
| AD9910BSVZ-REEL | IC DDS 1GSPS 14BIT PAR 100TQFP |
| AD9911BCPZ-REEL7 | IC DDS 500MSPS DAC 10BIT 56LFCSP |
| AD9912ABCPZ | IC DDS 1GSPS DAC 14BIT 64LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9887AKSZ-1401 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Display |
| AD9887AKSZ-170 | 功能描述:IC INTRFACE ANALOG/DVI 160-MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9887AKSZ-170 | 制造商:Analog Devices 功能描述:IC DUAL DISPLAY INTERFACE |
| AD9887AKSZ-1701 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Display |
| AD9887APCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。