
TM1300 Data Book
Philips Semiconductors
1-6
PRODUCT SPECIFICATION
VO_IO2
H20
WEAK5
I/O
This pin can function as FS (frame sync) input, FS output or as ENDMSG output.
If set as FS input, it can be set to respond to positive or negative edge transitions.
If the Video Out (VO) unit operates in external sync mode and the selected transition
occurs, the VO unit sends two elds of video data. Note: this works only once after a
reset.
In message passing mode, this pin acts as ENDMSG output.
VO_CLK
J19
STRG5
I/O
The VO unit emits VO_DATA on a positive edge of VO_CLK. VO_CLK can be cong-
ured as input (reset default) or output.
If congured as input: VO_CLK is received from external display clock master cir-
cuitry.
If congured as output, TM1300 emits a programmable clock frequency. The emitted
frequency can be set between approx. 4 and 81 MHz with a sub-Hertz resolution.
The clock generated is frequency accurate and has low jitter properties due to a
combination of an on-chip DDS (Direct Digital Synthesizer) and VCO/PLL.
If used as output, a board level 27-33 ohm series resistor is recommended to reduce
ringing.
Audio In (always acts as receiver, but can be master or slave for A/D timing)
AI_OSCLK
B15
STRG3
OUT
Over-sampling clock. This output can be programmed to emit any frequency up to 40
MHz with a sub-Hertz resolution. It is intended for use as the 256fs or 384fs over sam-
pling clock by external A/D subsystem. A board level 27-33 ohm series resistor is rec-
ommended to reduce ringing.
AI_SCK
A16
STRG5
I/O
When the Audio In (AI) unit is programmed as a serial-interface timing slave
(power-up default), AI_SCK is an input. AI_SCK receives the serial bit clock from
the external A/D subsystem. This clock is treated as fully asynchronous to the
TM1300 main clock.
When the AI unit is programmed as the serial-interface timing master, AI_SCK is an
output. AI_SCK drives the serial clock for the external A/D subsystem. The fre-
quency is a programmable integral divisors of the AI_OSCLK frequency.
AI_SCK is limited to 22 MHz. The sample rate of valid samples embedded within the
serial stream is variable. If used as output, a board level 27-33 ohm series resistor is
recommended to reduce ringing.
AI_SD
C15
WEAK5
IN
Serial data from external A/D subsystem. Data on this pin is sampled on positive or
negative edges of AI_SCK as determined by the CLOCK_EDGE bit in the AI_SERIAL
register.
AI_WS
B16
WEAK5
I/O
When the AI unit is programmed as the serial-interface timing slave (power-up
default), AI_WS acts as an input. AI_WS is sampled on the same edge as selected
for AI_SD.
When Audio In is programmed as the serial-interface timing master, AI_WS acts as
an output. It is asserted on the opposite edge of the AI_SD sampling edge.
AI_WS is the word-select or frame-synchronization signal from/to the external A/D
subsystem.
Pin Name
BGA
Ball
Pad
Type
Mode
Description