參數(shù)資料
型號: XE8000EV108
廠商: Semtech
文件頁數(shù): 136/143頁
文件大?。?/td> 0K
描述: EVAL BOARD FOR XE8806/XE8807
標準包裝: 1
類型: MCU
適用于相關產(chǎn)品: XE88LC06AMI026
所含物品: 完全組裝的評估板
產(chǎn)品目錄頁面: 585 (CN2011-ZH PDF)
Semtech 2006
www.semtech.com
14-12
XE8806A/XE8807A
If RfifEnCod in register RegRfifCmd2 is set to 1, the bit stream coming from the shift register is encoded first
before sending it to the RFIF3 pin. The type of protocol is selected using the RfifPCM[2:0] control word in the
register RegRfifCmd2. The selection control bits are given in Table 14-14.
NRZ
Bi-Phase/Manchester
PCM Codes
Level
Mark
Space
Level
Mark
Space
Miller
RfifPCM[2:0]
000
001
010
011
100
101
11X
Table 14-16: PCM code selection
When the bit RfifEnCod is modified while a transmission is active, the modification will take effect only when a new
byte is loaded from the FIFO into the shift register.
While the encoder is enabled, it is not possible to send a protocol violation as a start pattern. If a protocol violation
is used as a start sequence in the Manchester or Miller protocol, the following sequence should be used:
1) wait until the transmission FIFO is empty (which means the last byte of the preceding message is being
coded and sent),
2) clear RfifEnCod,
3) write the uncoded start pattern to the transmission FIFO
4) wait until the transmission FIFO is empty (which means the last byte of the uncoded start pattern is being
sent)
5) set RfifEnCod
6) write the message bytes to the FIFO
7) back to 1.
Beware that in the case a protocol violation is used as a start sequence in Manchester-level or Miller coding, the
used violation will depend on the value of the first bit of the message. As an example: if the Manchester level
coding is used and the first bit of the message is a 0 (encoded 01), the start sequence needs to be a series of 1’s.
If a series of 0’s would be used, the receiver would be unable to distinguish the leading 0 of the message from the
start sequence.
When the encoder is bypassed (RfifEnCod = 0), bits RfifPCM[2:0] still have an influence on the output bit stream :
when the NRZ coding is chosen, the bits are shifted out at the selected bit rate. If the Manchester or Miller codes
are selected however, the bits are shifted out at twice the data rate. This allows the use of two bits in the FIFO to
encode the bits by software.
14.9.4
Transmission synchronization clock
If required, a bit synchronization clock can be generated on the pin RFIF2 if the data is uncoded or if the NRZ
coding is used (bits RfifEnCod and RfifPCM[2:0] in RegRfifCmd2). To generate this clock, the bit RfifTxClock in
RegRfifCmd2 has to be set. The timing of the generated clock is shown in Figure 14-7.
相關PDF資料
PDF描述
94SVP476X0020E7 CAP ALUM 47UF 20V 20% SMD
EBC22DRTI-S13 CONN EDGECARD 44POS .100 EXTEND
AT-S-26-8/8/B-14-R MOD CORD STANDARD 8-8 BLACK 14'
LGU2E221MELZ CAP ALUM 220UF 250V 20% SNAP
VE-BT1-EY CONVERTER MOD DC/DC 12V 50W
相關代理商/技術參數(shù)
參數(shù)描述
XE8000EV110 功能描述:EVAL BOARD FOR XE8802AMI035LF RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:- 產(chǎn)品培訓模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標準包裝:1 系列:Blackfin® 類型:DSP 適用于相關產(chǎn)品:ADSP-BF548 所含物品:板,軟件,4x4 鍵盤,光學撥輪,QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
XE8000EV120 功能描述:BOARD EVAL FOR SX8722I070TRLF RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:ZoomingADC™ 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
XE8000EV121 功能描述:BOARD EVAL FOR SX8723/24 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
XE8000MP 功能描述:PROG BOARD AND PROSTART2 CARD RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 獨立編程器 系列:- 產(chǎn)品目錄繪圖:CHIPPROG-G4 標準包裝:1 系列:- 類型:成組編程器 適用于相關產(chǎn)品:EEPROM,EPROM,F(xiàn)LASH,MCU,NVRAM,PLD 所含物品:編程器,線纜,CD 產(chǎn)品目錄頁面:598 (CN2011-ZH PDF) 相關產(chǎn)品:AE-TS56-16I-3-ND - ISP CABLEADAPTER 14-PIN HEADERAE-TS40N-ND - ADAPTER SOCKET 40-TSOP TO 40-DIPAE-TS32N-ND - ADAPTER SOCKET 32-TSOP TO 32-DIPAE-TS28-ND - ADAPTER SOCKET 28-TSOP TO 28-DIPAE-T44-P16-ND - ADAPTER SOCKET 44-QFP TO 40-DIPAE-T44-I51/505-ND - ADAPTER SOCKET 44-QFP TO 40-DIPAE-SS56-16I-ND - ADAPTER SOCKET 56-SSOP TO 40-DIPAE-SP8U-ND - ADAPTER SOCKET 8-SSOP TO 8-DIPAE-SP28U2-ND - ADAPTER SOCKET 28-SSOP TO 28-DIPAE-SP28U1-ND - ADAPTER SOCKET 28-SSOP TO 28-DIP更多...
XE8801A 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Data Acquisition with ZoomingADC?