參數(shù)資料
型號(hào): XE8000EV108
廠商: Semtech
文件頁(yè)數(shù): 117/143頁(yè)
文件大?。?/td> 0K
描述: EVAL BOARD FOR XE8806/XE8807
標(biāo)準(zhǔn)包裝: 1
類(lèi)型: MCU
適用于相關(guān)產(chǎn)品: XE88LC06AMI026
所含物品: 完全組裝的評(píng)估板
產(chǎn)品目錄頁(yè)面: 585 (CN2011-ZH PDF)
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)當(dāng)前第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)
Semtech 2006
www.semtech.com
12-6
XE8806A/XE8807A
The timing of the CPU clock (Figure 12-2) depends on the selection of the CpuSel bit in the RegSysClock register
and is given in Table 12-11. fmax is the frequency of fastest clock present in the circuit. Note that the tolerance on
the 32 kHz depends on the selected clock source (see clock block documentation).
CpuSel
f1
f2
0
fmax/4
fmax
1
fmax
32 kHz
Table 12-11. CPU clock timing parameters.
Pins PB[5] and PB[4] can be used for S1 and S0 of the USRT (see USRT documentation) when the UsrtEnable bit
is set in RegUsrtCtrl. The PB[5] and PB[4] then become open-drain. This overrides the values contained in
PBOpen(5:4), PBOut(5:4) and PBDir(5:4). If there is no external pull-up resistor on these pins, internal pull-ups
should be selected by setting PBPullup(5:4). When S0 is an output, the pin PB[4] takes the value of UsrtS0 in
RegUsrtS0. When S1 is an output, the pin PB[5] takes the value of UsrtS1 in RegUsrtS1.
Pins PB[6] and PB[7] can be used by the UART (see UART documentation). When UartEnTx in RegUartCtrl is set
to 1, PB[6] is used as output signal Tx. When UartEnRx in RegUartCtrl is set to 1, PB[7] is used as input signal
Rx. This overrides the values contained in PBOut(7:6) and PBDir(7:6).
12.7
Port B digital capabilities
12.7.1
Port B digital configuration
The direction of each bit within Port B (input only or input/output) can be individually set using the RegPBDir
register. If PBDir[x] = 1, both the input and output buffer are active on the corresponding Port B. If PBDir[x] = 0,
the corresponding Port B pin is an input only and the output buffer is in high impedance. After reset (nresetpconf)
Port B is in input only mode (PBDir[x] are reset to 0).
The input values of Port B are available in RegPBIn (read only). Reading is always direct - there is no debounce
function in Port B. In case of possible noise on input signals, a software debouncer with polling or an external
hardware filter have to be realized. The input buffer is also active when the port is defined as output and the
effective value on the pin can be read back.
Data stored in RegPBOut are outputted at Port B if PBDir[x] is 1. The default values after reset is low (0).
When a pin is in output mode (PBDir[x] is set to 1), the output can be a conventional CMOS (Push-Pull) or a N-
channel Open-drain, driving the output only low. By default, after reset (nresetpconf) the PBOpen[x] in
RegPBOpen is cleared to 0 (push-pull). If PBOpen[x] in RegPBOpen is set to 1 then the internal P transistor in
the output buffer is electrically removed and the output can only be driven low (PBOut[x]=0). When PBOut[x]=1,
the pin is high Impedance. The internal pull-up or an external pull-up resistor can be used to drive to pin high.
Note: Because the P transistor actually exists (this is not a real Open-drain output) the pull-up range is limited to
VDD + 0.2V (avoid forward bias the P transistor / diode).
Each bit can be set individually for pull-up or not using register RegPBPullup. Input is pulled up when its
corresponding bit in this register is set to 1. Default status after (nresetpconf) is 1, which means with pull up. To
limit power consumption, pull-up resistors are only enabled when the associated pin is either a digital input or an N-
channel open-drain output with the pad set to 1. In the other cases (push-pull output or open-drain output driven
low), the pull up resistors are disabled independent of the value in RegPBPullup.
After power-on reset, the Port B is configured as an input port with pull-up. During power-on reset (see reset block
documentation) however, the pin PB[1] is pulled down in stead of pulled up. Once the power-on reset completed,
the pin PB[1] is pulled up, exactly as the other Port B pins.
相關(guān)PDF資料
PDF描述
94SVP476X0020E7 CAP ALUM 47UF 20V 20% SMD
EBC22DRTI-S13 CONN EDGECARD 44POS .100 EXTEND
AT-S-26-8/8/B-14-R MOD CORD STANDARD 8-8 BLACK 14'
LGU2E221MELZ CAP ALUM 220UF 250V 20% SNAP
VE-BT1-EY CONVERTER MOD DC/DC 12V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XE8000EV110 功能描述:EVAL BOARD FOR XE8802AMI035LF RoHS:否 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:- 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類(lèi)型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板,軟件,4x4 鍵盤(pán),光學(xué)撥輪,QVGA 觸摸屏 LCD 和 40G 硬盤(pán) 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
XE8000EV120 功能描述:BOARD EVAL FOR SX8722I070TRLF RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:ZoomingADC™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
XE8000EV121 功能描述:BOARD EVAL FOR SX8723/24 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
XE8000MP 功能描述:PROG BOARD AND PROSTART2 CARD RoHS:否 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 獨(dú)立編程器 系列:- 產(chǎn)品目錄繪圖:CHIPPROG-G4 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:成組編程器 適用于相關(guān)產(chǎn)品:EEPROM,EPROM,F(xiàn)LASH,MCU,NVRAM,PLD 所含物品:編程器,線纜,CD 產(chǎn)品目錄頁(yè)面:598 (CN2011-ZH PDF) 相關(guān)產(chǎn)品:AE-TS56-16I-3-ND - ISP CABLEADAPTER 14-PIN HEADERAE-TS40N-ND - ADAPTER SOCKET 40-TSOP TO 40-DIPAE-TS32N-ND - ADAPTER SOCKET 32-TSOP TO 32-DIPAE-TS28-ND - ADAPTER SOCKET 28-TSOP TO 28-DIPAE-T44-P16-ND - ADAPTER SOCKET 44-QFP TO 40-DIPAE-T44-I51/505-ND - ADAPTER SOCKET 44-QFP TO 40-DIPAE-SS56-16I-ND - ADAPTER SOCKET 56-SSOP TO 40-DIPAE-SP8U-ND - ADAPTER SOCKET 8-SSOP TO 8-DIPAE-SP28U2-ND - ADAPTER SOCKET 28-SSOP TO 28-DIPAE-SP28U1-ND - ADAPTER SOCKET 28-SSOP TO 28-DIP更多...
XE8801A 制造商:SEMTECH 制造商全稱(chēng):Semtech Corporation 功能描述:Data Acquisition with ZoomingADC?