參數(shù)資料
型號: XE8000EV108
廠商: Semtech
文件頁數(shù): 135/143頁
文件大小: 0K
描述: EVAL BOARD FOR XE8806/XE8807
標準包裝: 1
類型: MCU
適用于相關(guān)產(chǎn)品: XE88LC06AMI026
所含物品: 完全組裝的評估板
產(chǎn)品目錄頁面: 585 (CN2011-ZH PDF)
Semtech 2006
www.semtech.com
14-11
XE8806A/XE8807A
14.8.5
Reception interrupts
Only one interrupt line is dedicated to the RF receiver interface. The interrupt can be generated by three different
sources however. The bits RfifRxIrqEn[2:0] in RegRfifCmd3 allow the selection of the interrupt source(s) as
shown in Table 14-15. Possible interrupt sources are the detection of a message start, the shift of the first byte in
the FIFO after the FIFO was cleared and finally when the FIFO is full. The bits RfifRxIrqMem[2:0] in
RegRfifCmd3 flag which interrupt source was active since these bits were last cleared. The interrupt flags are
cleared by writing a 1. More than one interrupt source can be enabled at the same time.
RfifRxIrqEn[2:0]
RfifRxIrqMem[2:0]
Interrupt source
XX1
Start sequence detection
X1X
A new byte is written to FIFO
1XX
FIFO is full
Table 14-15. Reception interrupt source selection
The first interrupt allows easy synchronization to the message start. The second interrupt can be used if one wants
to download the message one byte at a time. The third interrupt can be used if one wants to download the
message 4 bytes at a time.
14.9
Transmission mode
The interface is configured in reception mode by setting the bit RfifEnTx (1 = enable) and clearing the bit RfifEnRx
(0 = disable reception) in the register RegRfifCmd3. When the transmission mode is switched off again, the
transmission will stop when the transmission of the byte in the shift register is completed.
The output data stream will be generated on the RFIF3 pin.
14.9.1
Transmission FIFO
Data to be transmitted are written to the FIFO by writing to the register RegRfifTx. These data are then loaded in
the shift register which sends the data bit by bit to the encoder (Figure 14-1). If the transmission FIFO is full, the bit
RfifTxFifoFull in RegRfifTxSta is set to 1. If the software continues to write data to the FIFO while it is full, the flag
RfifTxFifoOverrun will be set to 1 and the data will be lost. The RfifTxFifoOverrun flag is cleared by writing a 1 to
it. This clears the contents of the transmission FIFO at the same time. When the last data byte present in the FIFO
is loaded in the shift register, the flag RfifTxFifoEmpty is set to 1. If the software does not write new data to the
FIFO and the shift register finished shifting the last bit to the encoder, the bit RfifTxStopped is set to 1. The RFIF3
pin remains in the last encoded state.
The first bit sent is the bit RfifTx[0], the second bit is RfifTx[1] and so on.
14.9.2
Transmission interrupts
Only one interrupt source exists during the transmission: an interrupt can be generated at the moment the last byte
of the FIFO is transferred to the transmission shift register. It means that the FIFO is empty and has to be refilled
with data. The interrupt is enabled in the interrupt manager block.
14.9.3
Transmission encoding
The transmission encoder can be bypassed by clearing the bit RfifEnCod in register RegRfifCmd2. The bit stream
on the RFIF3 pin is then directly connected to the output of the shift register.
相關(guān)PDF資料
PDF描述
94SVP476X0020E7 CAP ALUM 47UF 20V 20% SMD
EBC22DRTI-S13 CONN EDGECARD 44POS .100 EXTEND
AT-S-26-8/8/B-14-R MOD CORD STANDARD 8-8 BLACK 14'
LGU2E221MELZ CAP ALUM 220UF 250V 20% SNAP
VE-BT1-EY CONVERTER MOD DC/DC 12V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XE8000EV110 功能描述:EVAL BOARD FOR XE8802AMI035LF RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:- 產(chǎn)品培訓模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標準包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板,軟件,4x4 鍵盤,光學撥輪,QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
XE8000EV120 功能描述:BOARD EVAL FOR SX8722I070TRLF RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:ZoomingADC™ 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
XE8000EV121 功能描述:BOARD EVAL FOR SX8723/24 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
XE8000MP 功能描述:PROG BOARD AND PROSTART2 CARD RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 獨立編程器 系列:- 產(chǎn)品目錄繪圖:CHIPPROG-G4 標準包裝:1 系列:- 類型:成組編程器 適用于相關(guān)產(chǎn)品:EEPROM,EPROM,F(xiàn)LASH,MCU,NVRAM,PLD 所含物品:編程器,線纜,CD 產(chǎn)品目錄頁面:598 (CN2011-ZH PDF) 相關(guān)產(chǎn)品:AE-TS56-16I-3-ND - ISP CABLEADAPTER 14-PIN HEADERAE-TS40N-ND - ADAPTER SOCKET 40-TSOP TO 40-DIPAE-TS32N-ND - ADAPTER SOCKET 32-TSOP TO 32-DIPAE-TS28-ND - ADAPTER SOCKET 28-TSOP TO 28-DIPAE-T44-P16-ND - ADAPTER SOCKET 44-QFP TO 40-DIPAE-T44-I51/505-ND - ADAPTER SOCKET 44-QFP TO 40-DIPAE-SS56-16I-ND - ADAPTER SOCKET 56-SSOP TO 40-DIPAE-SP8U-ND - ADAPTER SOCKET 8-SSOP TO 8-DIPAE-SP28U2-ND - ADAPTER SOCKET 28-SSOP TO 28-DIPAE-SP28U1-ND - ADAPTER SOCKET 28-SSOP TO 28-DIP更多...
XE8801A 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Data Acquisition with ZoomingADC?