參數(shù)資料
型號: VG4632321AQ-7
廠商: VANGUARD INTERNATIONAL SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 524,288x32x2-Bit CMOS Synchronous Graphic RAM
中文描述: 1M X 32 SYNCHRONOUS GRAPHICS RAM, 6 ns, PQFP100
封裝: PLASTIC, QFP-100
文件頁數(shù): 9/81頁
文件大?。?/td> 1965K
代理商: VG4632321AQ-7
Document:
Rev.1
Page 9
VIS
Preliminary
VG4632321A
524,288x32x2-Bit
CMOS Synchronous Graphic RAM
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
ADDRESS
DOUT A
0
DOUT A
1
DOUT A
2
DOUT A
3
DOUT A
0
DOUT A
1
DOUT A
2
DOUT A
3
CAS Iatency = 1
t
CK1
,DQ’s
CAS Iatency = 2
t
CK2
,DQ’s
Bank
Col A
Bank(s)
DOUT A
0
DOUT A
1
DOUT A
2
DOUT A
3
COMMAND
READ A
NOP
NOP
Precharge
NOP
NOP
NOP
CAS Iatency = 3
t
CK3
,DQ’s
Bank
Row
NOP
Activate
6 Read and AutoPrecharge command
(RAS = ”H”, CAS = ”L”, WE = ”H”, DSF = ”L”, BS = Bank, A8 = ”H”, A0-A7 = Column Address,
A9,A10 = Don’t
care
)
The Read and AutoPrecharge command automatically performs the precharge operation after the read
operation. Once this command is given, any subsequent command can not occur within a time delay of
{t
RP
(min.) + burst length}. At full-page burst, only read operation is performed in this command and the auto
precharge function is ignored.
7 Write command
(RAS = ”H”, CAS = ”L”, WE = ”L”, DSF = “L”, BS = Bank, A8 = ”L”, A0-A7 = Column Address,
A9,A10 = Don’t
care
)
The Write command is used to write burst of data on consecutive clock cycles from an active row in an
active bank. The bank must be active for at least t
RCD
(min.) before Write command is issued. During write
bursts, the first valid data-in element will be registered coincident with the Write command. Subsequent data
elements will be registered on each successive positive clock edge (refer to the following figure). The DQs
remains high-impedance at the end of the burst, unless other command was initiated. The burst length and
burst sequence are determined by the mode register which is already programmed. A full-page burst will con-
tinue until terminated (at the end of the page it will wrap to column 0 and continue).
T1
T2
T3
tRP
Read to Precharge (CAS Latency = 1, 2, 3)
CLK
COMMAND
NOP
DQ0 - DQ3
DIN A
0
NOP
WRITE A
NOP
NOP
NOP
NOP
NOP
NOP
DIN A
1
DIN A
3
DIN A
2
don’t care
The first data element and the write
are registered on the same clock edge.
T0
T4
T5
T6
T7
T8
Extra data is masked.
Burst Write Operation (Burst Length = 4, CAS Latency = 1, 2, 3)
Any Write performed to a row that was opened via an BankAcitvate & Masked Write Enable command is a
masked write (Write-Per-Bit). Data is written to the 32 cells (bits) at the selected column location subject to the
data stored in the Mask register. The overall mask consists of the DQM inputs, which mask on a per-byte
basis, and the Mask register, which masks on a per-bit basis. This is shown in the following block diagram.
相關(guān)PDF資料
PDF描述
VG4632321AQ-7R 524,288x32x2-Bit CMOS Synchronous Graphic RAM
VG4632321AQ-45 524,288x32x2-Bit CMOS Synchronous Graphic RAM
VG4632321AQ-45R 524,288x32x2-Bit CMOS Synchronous Graphic RAM
VG4632321AQ-5 524,288x32x2-Bit CMOS Synchronous Graphic RAM
VG4632321A CHASSIS PLATE; IP rating:IP67; Temp, op. max:100(degree C); Temp, op. min:-40(degree C) RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VG4632321AQ-7R 制造商:VML 制造商全稱:VML 功能描述:524,288x32x2-Bit CMOS Synchronous Graphic RAM
VG-465 制造商: 功能描述: 制造商:undefined 功能描述:
VG-468 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PC Card Support
VG4A000W-CZY00-000 制造商:Carling Technologies 功能描述:V-SERIES ROCKER SWITCH - Bulk
VG4AG11B-BNB00-000 制造商:Carling Technologies 功能描述:V-SERIES ROCKER SWITCH - Bulk