- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361731 > VG4632321AQ-7 (VANGUARD INTERNATIONAL SEMICONDUCTOR CORP) 524,288x32x2-Bit CMOS Synchronous Graphic RAM PDF資料下載
參數(shù)資料
| 型號： | VG4632321AQ-7 |
| 廠商： | VANGUARD INTERNATIONAL SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| 中文描述： | 1M X 32 SYNCHRONOUS GRAPHICS RAM, 6 ns, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數(shù)： | 18/81頁 |
| 文件大?。?/td> | 1965K |
| 代理商： | VG4632321AQ-7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
Document:
Rev.1
Page 18
VIS
Preliminary
VG4632321A
524,288x32x2-Bit
CMOS Synchronous Graphic RAM
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
COMMAND
READ A
CAS Iatency = 1
t
CK1
,DQ’s
NOP
NOP
NOP
Burst Stop
NOP
NOP
NOP
NOP
DOUT A
0
DOUT A
1
DOUT A
2
DOUT A
3
DOUT A
0
DOUT A
1
DOUT A
2
DOUT A
3
DOUT A
0
DOUT A
1
DOUT A
2
DOUT A
3
Termination of a Burst Write Operation (Burst Length > 4, CAS Latency = 1, 2, 3)
CAS Iatency = 2
t
CK2
,DQ’s
CAS Iatency = 3
t
CK3
,DQ’s
The burst ends after a delay equal to the CAS latency.
CLK
COMMAND
Burst Stop
CAS latency = 1, 2, 3
NOP
WRITE A
NOP
NOP
NOP
NOP
NOP
NOP
DIN A
0
DIN A
2
DIN A
1
don’t care
T0
T1
T2
T3
T4
T5
T6
T7
T8
Input data for the Write is masked.
Termination of a Burst Write Operation (Burst Length = X, CAS Latency = 1, 2, 3)
DQ’s
15 Device Deselect command
(CS = ”H”)
The Device Deselect command disables the command decoder so that the RAS, CAS, WE
and Address inputs are ignored, regardless of whether the CLK is enabled. This command is
similar to the No Operation command.
16 AutoRefresh command (refer to Figures 3 & 4 in Timing Waveforms)
(RAS = ”L”, CAS = ”L”, WE = ”H”, DSF = ”L”, CKE = ”H”, BS, A0-A10 = Don’t care)
The AutoRefresh command is used during normal operation of the SGRAM and is
analagous to CAS-before-RAS(CBR) Refresh in conventional DRAMs. This command is
non-persistent, so it must be issued each time a refresh is required. The addressing is generated
by the internal refresh controller. This makes the address bits a “don’t care” during an
AutoRefresh command. The internal refresh counter increments automatically on every auto
refresh cycle to all of the rows. The refresh operation must be performed 2048 times within
32ms. The time required to complete the auto refresh operation is specified by t
RP
(min.). To
provide the AutoRefresh command, both banks need to be in the idle state and the device is not
in power down mode (CKE is high in the previous cycle). This command must be followed by
NOPs until the auto refresh operations is completed. The precharge time requirement, t
RP
(min.)
must be met befor successive auto refresh operations are performed.
17 SelfRefresh Entry command (refer to Figure 5 in Timing Waveforms)
(RAS = ”L”, CAS = ”L”, WE = ”H”, DSF = ”L”, CKE = ”L”, BS, A0-A10 = Don’t care)
The SelfRefresh is another refresh mode available in the SGRAM. It is the preferred refresh
mode for data retention and low power operation. Once the SelfRefresh command is registered,
all the inputs to the SGRAM becomes “don’t care” with the exception of CKE, which must remain
LOW. The refresh addressing and timing is internally generated to reduce power comsumption.
The SGRAM may remain in SelfRefresh mode for an indefinite period. Once the SGRAM enters
the SelfRefresh mode , t
RAS
(min.) is required before exit from SelfRefresh mode. The
SelfRefresh mode is exited by restarting the external clock and then asserting high on CKE(Self-
Refresh Exit command).
相關PDF資料 |
PDF描述 |
|---|---|
| VG4632321AQ-7R | 524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| VG4632321AQ-45 | 524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| VG4632321AQ-45R | 524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| VG4632321AQ-5 | 524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| VG4632321A | CHASSIS PLATE; IP rating:IP67; Temp, op. max:100(degree C); Temp, op. min:-40(degree C) RoHS Compliant: Yes |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| VG4632321AQ-7R | 制造商:VML 制造商全稱:VML 功能描述:524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| VG-465 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| VG-468 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PC Card Support |
| VG4A000W-CZY00-000 | 制造商:Carling Technologies 功能描述:V-SERIES ROCKER SWITCH - Bulk |
| VG4AG11B-BNB00-000 | 制造商:Carling Technologies 功能描述:V-SERIES ROCKER SWITCH - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。