
139
μ
PD70433
PARAMETER
SYMBOL
TEST CONDITIONS
MIN.
MAX.
UNIT
CTS high-level width
88
t
WCTH
2T
ns
CTS low-level width
89
t
WCTL
2T
ns
Transmit/receive data cycle
90
t
CYD
UART
32T
ns
T
X
C output clock cycle
91
t
CYC
32T
ns
T
X
C output clock high-level width
92
t
WCH
16T – 10
ns
T
X
C output clock low-level width
93
t
WCL
UART
16T – 10
ns
T
X
D delay time from T
X
C
↓
94
t
DTCTD
0
90
ns
T
X
D delay time from CTS
↓
95
t
DCTTD
2t
CYC
ns
DATASTB setup time
96
t
SDSK
Input mode
25
ns
97
t
WDSL1
Input mode
2T
ns
DATASTB low-level width
98
t
WDSL2
Output mode
2T – 10
512T
ns
PD setup time (to DATASTB
↓
)
99
t
SPDDS1
Input mode
(DATASTB
↓
latch mode)
45
ns
PD hold time (from DATASTB
↓
)
100
t
HDSPD1
4T
ns
BUSY delay time from DATASTB
↓
101
t
DDSBY1
4T
ns
PD setup time (to DATASTB
↑
)
102
t
SPDDS2
Input mode
(DATASTB
↑
latch mode)
45
ns
PD hold time (from DATASTB
↑
)
103
t
HDSPD2
4T
ns
BUSY delay time from DATASTB
↑
104
t
DDSBY2
4T
ns
DATASTB
↓
delay time from PD
105
t
DPDDSL
2T – 30
512T
ns
DATASTB setup time (to ACK
↓
)
106
t
SDSAK
0
ns
ACK input low-level width
107
t
WAKL
Output mode
2T
ns
DATASTB setup time (to BUSY
↑
)
108
t
SDSBY
0
ns
BUSY input high-level width
109
t
WBYH
2T
ns
Port output delay time (from CLKOUT
↓
)
123
t
DKP
8
50
ns
Port input setup time (to CLKOUT
↓
)
124
t
SPK
25
ns
Port input hold time (from CLKOUT
↓
)
125
t
HKP
16
ns
DMARQm high-level hold time
(from ASTB
↓
)
REFRQ
↓
delay time from CLKOUT
↑
126
t
HSTDQ
Demand release
mode; m = 0 or 1
0
ns
127
t
DKREL
0
25
ns
REFRQ
↑
delay time from CLKOUT
↑
128
t
DKREH
0
25
ns
RAS delay time from REFRQ
↓
129
t
DRERA
nT – 5
ns
RD
↓
delay time from ASTB
↓
130
t
DSTLRL
0.5T – 5
ns
TI high-level width
131
t
WTIH
4T
ns
TI low-level width
132
t
WTIL
4T
ns
TOm setup time (to CLKOUT
↓
)
133
t
DKT
m = 00, 01, 20, 21, 30
5
30
ns
n :
N :
T :
Number of address wait states
Number of data wait states
t
CYK
Remark
Numbers in the Symbol column correspond to numbers in the timing charts.