參數(shù)資料
型號: TSB82AA2I
廠商: Texas Instruments, Inc.
英文描述: 1394b OHCI-LYNX CONTROLLER
中文描述: 的1394b OHCI的山貓控制器
文件頁數(shù): 85/104頁
文件大?。?/td> 461K
代理商: TSB82AA2I
443
Table 435. Isochronous Receive Context Control Register Description (Continued)
BIT
FIELD NAME
TYPE
DESCRIPTION
29
cycleMatchEnable
RSCU
When bit 29 is set to 1 and the 13-bit cycleMatch field (bits 2412) in the isochronous receive context
match register (see Section 4.46,
Isochronous Receive Context Match Register
) matches the 13-bit
cycleCount field in the cycleStart packet, the context begins running. The effects of this bit, however,
are impacted by the values of other bits in this register. Once the context has become active,
hardware clears this bit. The value of this bit must not be changed while bit 10 (active) or bit 15 (run)
is set to 1.
28
multiChanMode
RSC
When bit 28 is set to 1, the corresponding isochronous receive DMA context receives packets for
all isochronous channels enabled in the isochronous receive channel mask high register at OHCI
offset 70h/74h (see Section 4.19,
Isochronous Receive Channel Mask High
) and isochronous
receive channel mask low register at OHCI offset 78h/7Ch (see Section 4.20,
Isochronous Receive
Channel Mask Low
). The isochronous channel number specified in the isochronous receive context
match register (see Section 4.46,
Isochronous Receive Context Match Register
) is ignored.
When this bit is cleared, the isochronous receive DMA context receives packets for the single
channel specified in the isochronous receive context match register (see Section 4.46,
Isochronous
Receive Context Match Register
). Only one isochronous receive DMA context may use the
isochronous receive channel mask registers (see Sections 4.19,
Isochronous Receive Channel
Mask High Register
, and 4.20,
Isochronous Receive Channel Mask Low Register
). If more than one
isochronous receive context control register has this bit set, then the results are undefined. The
value of this bit must not be changed while bit 10 (active) or bit 15 (run) is set to 1.
27
dualBufferMode
RSC
When bit 27 is set to 1, receive packets are separated into first and second payload and streamed
independently to the firstBuffer series and secondBuffer series as described in Section 10.2.3 in the
1394 Open Host Controller Interface Specification
. Also, when bit 27 is set to 1, both bits 28
(multiChanMode) and 31 (bufferFill) are cleared to 0. The value of this bit does not change when
either bit 10 (active) or bit 15 (run) is set to 1.
2616
RSVD
R
Reserved. Bits 2716 return 0s when read.
15
run
RSCU
Bit 15 is set to 1 by software to enable descriptor processing for the context and cleared by software
to stop descriptor processing. The TSB82AA2 device changes this bit only on a system (hardware)
or software reset.
1413
RSVD
R
Reserved. Bits 14 and 13 return 0s when read.
12
wake
RSU
Software sets bit 12 to 1 to cause the TSB82AA2 device to continue or resume descriptor
processing. The TSB82AA2 device clears this bit on every descriptor fetch.
11
dead
RU
The TSB82AA2 device sets bit 11 to 1 when it encounters a fatal error, and clears the bit when
software clears bit 15 (run).
10
active
RU
The TSB82AA2 device sets bit 10 to 1 when it is processing descriptors.
9
betaFrame
RU
Bit 9 is set to 1 when the PHY indicates that the received packet is sent in Beta format. A response
to a request sent using Beta format also uses Beta format.
8
RSVD
R
Reserved. Bit 8 returns 0 when read.
75
spd
RU
This field indicates the speed at which the packet was received.
000 = 100M bits/s
001 = 200M bits/s
010 = 400M bits/s
011 = 800M bits/s
All other values are reserved.
40
event code
RU
For bufferFill mode, possible values are: ack_complete, evt_descriptor_read, evt_data_write, and
evt_unknown. Packets with data errors (either dataLength mismatches or dataCRC errors) and
packets for which a FIFO overrun occurred are backed out. For packet-per-buffer mode, possible
values are: ack_complete, ack_data_error, evt_long_packet, evt_overrun, evt_descriptor_read,
evt_data_write, and evt_unknown.
On an overflow for each running context, the isochronous transmit DMA supports up to 7 cycle skips, when the following are true:
1. Bit 11 (dead) in either the isochronous transmit or receive context control register is set to 1.
2. Bits 40 (eventcode field) in either the isochronous transmit or receive context control register is set to evt_timeout.
3. Bit 24 (unrecoverableError) in the interrupt event register at OHCI offset 80h/84h (see Section 4.21,
Interrupt Event Register
) is set to 1.
相關PDF資料
PDF描述
TSC2200EVM TSC2200 Touch Screen Controller Evaluation Module(TSC2200觸摸屏控制器評估模塊)
TSC427CBA Dual Power MOSFET Drivers
TSC427CPA Dual Power MOSFET Drivers
TSC428CBA Dual Power MOSFET Drivers
TSC426CBA Dual Power MOSFET Drivers
相關代理商/技術參數(shù)
參數(shù)描述
TSB82AA2IPGE 功能描述:接口 - 專用 OHCI-Lynx Controller RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59
TSB82AA2IPGEEP 功能描述:1394 接口集成電路 Mil Enh 1394b OHCI- Lynx Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB82AA2PGE 功能描述:1394 接口集成電路 OHCI-Lynx Controller RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB82AA2PGEG4 功能描述:1394 接口集成電路 OHCI-Lynx Controller RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB82AA2ZGW 功能描述:1394 接口集成電路 OHCI-Lynx Controller RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray