參數(shù)資料
型號(hào): TSB82AA2I
廠商: Texas Instruments, Inc.
英文描述: 1394b OHCI-LYNX CONTROLLER
中文描述: 的1394b OHCI的山貓控制器
文件頁(yè)數(shù): 27/104頁(yè)
文件大小: 461K
代理商: TSB82AA2I
37
3.6
Class Code and Revision ID Register
The class code and revision ID register categorizes the TSB82AA2 device as a serial bus controller (0Ch), controlling
an IEEE 1394 bus (00h), with an OHCI programming model (10h). Furthermore, the TI chip revision is indicated in
the least significant byte. See Table 35 for a complete description of the register contents.
Bit
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Name
Class code and revision ID
Type
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
Default
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
Class code and revision ID
Type
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
Default
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
1
Register:
Type:
Offset:
Default:
Class code and revision ID
Read-only
08h
0C00 1001h
Table 35. Class Code and Revision ID Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
3124
BASECLASS
R
Base class. This field returns 0Ch when read, which broadly classifies the function as a serial bus
controller.
2316
SUBCLASS
R
Subclass. This field returns 00h when read, which specifically classifies the function as controlling an
IEEE 1394 serial bus.
158
PGMIF
R
Programming interface. This field returns 10h when read, which indicates that the programming model
is compliant with the
1394 Open Host Controller Interface Specification
.
70
CHIPREV
R
Silicon revision. This field returns 01h when read, indicating the silicon revision of the TSB82AA2
device.
3.7
Latency Timer and Class Cache Line Size Register
The latency timer and class cache line size register is programmed by host BIOS to indicate system cache line size
and the latency timer associated with the TSB82AA2 device. See Table 36 for a complete description of the register
contents.
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
Latency timer and class cache line size
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register:
Type:
Offset:
Default:
Latency timer and class cache line size
Read/Write
0Ch
0000h
Table 36. Latency Timer and Class Cache Line Size Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
158
LATENCY_TIMER
R/W
PCI latency timer. The value in this register specifies the latency timer for the TSB82AA2 device, in
units of PCI clock cycles. When the TSB82AA2 device is a PCI bus initiator and asserts PCI_FRAME,
the latency timer begins counting from zero. If the latency timer expires before the TSB82AA2
transaction has terminated, then the TSB82AA2 device terminates the transaction when its PCI_GNT
is deasserted.
70
CACHELINE_SZ
R/W
Cache line size. This value is used by the TSB82AA2 device during memory write and invalidate,
memory-read line, and memory-read multiple transactions.
相關(guān)PDF資料
PDF描述
TSC2200EVM TSC2200 Touch Screen Controller Evaluation Module(TSC2200觸摸屏控制器評(píng)估模塊)
TSC427CBA Dual Power MOSFET Drivers
TSC427CPA Dual Power MOSFET Drivers
TSC428CBA Dual Power MOSFET Drivers
TSC426CBA Dual Power MOSFET Drivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB82AA2IPGE 功能描述:接口 - 專用 OHCI-Lynx Controller RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
TSB82AA2IPGEEP 功能描述:1394 接口集成電路 Mil Enh 1394b OHCI- Lynx Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB82AA2PGE 功能描述:1394 接口集成電路 OHCI-Lynx Controller RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB82AA2PGEG4 功能描述:1394 接口集成電路 OHCI-Lynx Controller RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB82AA2ZGW 功能描述:1394 接口集成電路 OHCI-Lynx Controller RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray