參數(shù)資料
型號(hào): TDA935X
廠商: NXP Semiconductors N.V.
英文描述: TV signal processor-Teletext decoder with embedded m-Controller
中文描述: 電視信號(hào)處理器與嵌入式米圖文電視解碼器控制器
文件頁(yè)數(shù): 46/140頁(yè)
文件大小: 570K
代理商: TDA935X
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)
Philips Semiconductors
Preliminary specification
1999 Sep 28
46
TV signal processor-Teletext decoder with
embedded
μ
-Controller
TDA 935X/6X/8X series
Multi Rate Video Input Processor
The multi rate video input processor is a Digital Signal Processor designed to extract the data in serial form and
recover the clock from a digitised CVBS signal.
D
ATA
S
TANDARDS
The data and clock standards that can be recovered are shown in Table 12.
Data Capture Timing
The Data Capture timing section uses the Synchronisation information extracted from the CVBS signal to
generate the required Horizontal and Vertical reference timings.
The timing section automatically recognises and selects the appropriate timings for either 625 (50Hz)
synchronisation or 525 (60Hz) synchronisation. A flag TXT12.Video Signal Quality is set when the timing section
is locked correctly to the incoming CVBS signal. When TXT12.Video Signal Quality is set another flag
TXT12.625/525 SYNC can be used to identify the standard.
Acquisition
The acquisition sections extracts the relevant information from the serial data stream received from the MulVIP
section and writes it in to display memory.
WST A
CQUISITION
The device is capable of acquiring level 1.5 625 Line and 525 Line World System Teletext (see Reference [3]
and Reference [4]]).
B
ROADCAST
S
ERVICE
D
ATA
D
ETECTION
When a packet 8/30 is detected, or a packet 4/30 when the device is receiving a 525 line transmission, the
TXT13. Pkt 8/30 flag is set. The flag can be reset by writing a logic 0 into the SFR bit.
F
ASTEXT
D
ETECTION
When a packet 27, designation code 0 is detected, whether or not it is acquired, the TXT13. FASTEXT bit is set.
If the device is receiving 525 line teletext, a packet X/0/27/0 is required to set the flag. The flag can be reset by
writing a logic 0 into the SFR bit.
Data Standard
Clock Rate
625WST
6.9375 MHz
525WST
5.7272MHz
VPS
5.0MHz
WSS
5.0MHz
Closed Caption
500KHz
Table 12 Data Slicing Standards
相關(guān)PDF資料
PDF描述
TDA936X TV signal processor-Teletext decoder with embedded m-Controller
TDA938X TV signal processor-Teletext decoder with embedded m-Controller
TDA9829T Downconverter For DVB(下變頻器 (DVB應(yīng)用))
TDAT04622 TDAT SONET/SDH 155/622/2488 Mbits/s Data Interfaces
TDAT042G51A-3BLL1 TDAT SONET/SDH 155/622/2488 Mbits/s Data Interfaces
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA9380 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TDA938O超級(jí)芯片將微處理器(CPU)與TV信號(hào)處理器集成在一起
TDA9383 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
TDA9400 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS
TDA9403 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS
TDA9500 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS