- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368631 > TDA935X (NXP Semiconductors N.V.) TV signal processor-Teletext decoder with embedded m-Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | TDA935X |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | TV signal processor-Teletext decoder with embedded m-Controller |
| 中文描述： | 電視信號(hào)處理器與嵌入式米圖文電視解碼器控制器 |
| 文件頁(yè)數(shù)： | 123/140頁(yè) |
| 文件大?。?/td> | 570K |
| 代理商： | TDA935X |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)當(dāng)前第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)
1999 Sep 28
123
Philips Semiconductors
Preliminary Device Specification
TV signal processor-Teletext decoder with
embedded
μ
-Controller
TDA935X/6X/8X series
36. To obtain a good performance for both weak signal and VCR playback the time constant of the first control loop is
switched depending on the input signal condition and the condition of the POC, FOA, FOB and VID bits in
subaddress 24H. The circuit contains a noise detector and the time constant is switched to ‘slow’ when too much
noise is present in the signal. In the ‘fast’ mode during the vertical retrace time the phase detector current is increased
50% so that phase errors due to head-switching of the VCR are corrected as soon as possible. Switching of the time
constant can be automatically or can be set by means of the control bits.
The circuit contains a video identification circuit which is independent of the first loop. This identification circuit can
be used to close or open the first control loop when a video signal is present or not present on the input. This enables
a stable On Screen Display (OSD) when just noise is present at the input.
To prevent that the horizontal synchronisation is disturbed by anti copy signals like Macrovision the phase detector
is gated during the vertical retrace period so that pulses during scan have no effect on the output voltage. The width
of the gate pulse is about 22
μ
s. During weak signal conditions (noise detector active) the gating is active during the
complete scan period and the width of the gate pulse is reduced to 5.7
μ
s so that the effect of noise is reduced to a
minimum.
The output current of the phase detector in the various conditions are shown in Table 122.
37. The ICs have 2 protection inputs. The protection on the second phase detector pin is intended to be used as ‘flash’
protection. When this protection is activated the horizontal drive is switched-off immediately and then switched-on
again via the slow start procedure.
The protection on the EHT input is intended for overvoltage (X-ray) protection. When this protection is activated the
horizontal drive is directly switched-off (via the slow stop procedure).
The EHT protection input can also be used to switch-off the TV receiver in a correct way when it is switched off via
the mains power switch or when the power supply is interrupted by pulling the mains plug. This can be realised by
means of a detection circuit which monitors the main supply voltage of the receiver. When this voltage suddenly
decreases the EHT protection input must be pulled HIGH and then the horizontal drive is switched off via the slow
stop procedure. Whether the EHT capacitor is discharged in the overscan or not during the switch-off period depends
on the setting of the OSO bit (subaddress 25H, D4). See also note 56.
38. The control range indicates the maximum phase difference at the top and the bottom of the screen. Compared with
the phase position at the centre of the screen the maximum phase difference at the top and the bottom of the screen
is
±
0.5
μ
s.
39. During switch-on the horizontal drive starts-up in a soft-start mode. The horizontal drive starts with a very short T
ON
time of the horizontal output transistor, the ‘off time’ of the transistor is identical to the ‘off time’ in normal operation.
The starting frequency during switch-on is therefore about 2 times higher than the normal value. The ‘on time’ is
slowly increased to the nominal value. When the nominal frequency is reached the PLL is closed in such a way that
only very small phase corrections are necessary. This ensures a safe operation of the output stage. The switch-on
characteristic is given in Fig.54
During switch-off the soft-stop function is active. This is realised by decreasing the T
ON
of the output transistor
complimentary to the start-up behaviour. The switch-off time is about 43 ms. The soft-stop procedure is synchronised
to the start of the first new vertical field after the reception of the switch-off command. Furthermore the EHT capacitor
of the picture tube is discharged with a fixed beam current which is forced by the black current loop. The discharge
time is about 38 ms. During switch-off the vertical scan is stopped so that the discharge takes place in the overscan.
The horizontal output is gated with the flyback pulse so that the horizontal output transistor cannot be switched-on
during the flyback time.
40. The vertical blanking pulse in the RGB outputs has a width of 26 or 21 lines (50 or 60 Hz system). The vertical pulse
in the sandcastle pulse has a width of 14 lines. This to prevent a phase distortion on top of the picture due to a timing
modulation of the incoming flyback pulse.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA936X | TV signal processor-Teletext decoder with embedded m-Controller |
| TDA938X | TV signal processor-Teletext decoder with embedded m-Controller |
| TDA9829T | Downconverter For DVB(下變頻器 （DVB應(yīng)用）) |
| TDAT04622 | TDAT SONET/SDH 155/622/2488 Mbits/s Data Interfaces |
| TDAT042G51A-3BLL1 | TDAT SONET/SDH 155/622/2488 Mbits/s Data Interfaces |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA9380 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TDA938O超級(jí)芯片將微處理器(CPU)與TV信號(hào)處理器集成在一起 |
| TDA9383 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| TDA9400 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
| TDA9403 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
| TDA9500 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。