參數(shù)資料
型號(hào): SYM53C825A
廠商: LSI Corporation
英文描述: PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器)
中文描述: 的PCI -的SCSI I / O處理器(個(gè)PCI -的SCSI的I / O接口處理器)
文件頁(yè)數(shù): 25/225頁(yè)
文件大?。?/td> 1237K
代理商: SYM53C825A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)
Functional Description
Additional Access to General Purpose Pins
SYM53C825A/825AE Data Manual
2-5
Additional Access to
General Purpose Pins
T he SYM53C825A can access the GPIO0 and
GPIO1 general purpose pins through register bits
in the PCI configuration space, instead of using
the GPCNT L register in the operating register
space to control these pins. In the Symbios SDMS
software, the configuration bits control pins as the
clock and data lines, respectively.
To access the GPIO1-0 pins through the configu-
ration space, connect a 4.7 K
resistor between
the MAD(7) pin and V
SS
. MAD(7) contains an
internal pull-up that is sensed shortly after chip
reset. If the pin is sensed high, GPIO1-0 access is
disabled; if it is low, GPIO1-0 access is enabled.
Additionally, if GPIO1-0 access has been enabled
through the MAD(7) pin and if GPIO0 and/or
GPIO1 are sensed low after chip reset, GPIO1-0
access will be disabled. If GPIO1-0 access through
configuration space is enabled, the GPIO0 and
GPIO1 pins cannot be controlled from the
GPCNT L and GPREG registers, but will be
observable from the GPREG register. When
GPIO1-0 access is enabled, the Serial Interface
Control register at configuration addresses 34-35h
controls the GPIO0 and GPIO1 pins. For more
information on GPIO1-0 access, refer to the Serial
Interface Control register description in Chapter
3. For more information on the GPIO pins, see
Chapter 4. T his does not apply to the
SYM53C825AE.
Note: T he Symbios SDMS software controls the
GPIO0 and GPIO1 pins via the GPCNT L
and GPREG registers. T herefore, if using
SDMS, do not connect a 4.7K
resistor
between MAD(7) and Vss.
JTAG Boundary Scan
Testing
T he SYM53C825AJ includes support for JTAG
boundary scan testing in accordance with the
IEEE 1149.1 specification, with one exception that
is discussed in this section. T he device can accept
all required boundary scan instructions, as well as
the optional CLAMP, HIGHZ, and IDCODE
instructions.
T he SYM53C825AJ uses an 8-bit instruction reg-
ister to support all boundary scan instructions. T he
data registers included in the device are the
Boundary Data register, the IDCODE register,
and the Bypass register. T he device can handle a
10 MHz T CK frequency for T DO and T DI.
Due to design constraints, the RST / pin (System
Reset) will always tri-state the SCSI pins when it is
asserted. T his action cannot be controlled by the
boundary scan logic, and thus is not compliant
with the specification. T here are two solutions that
resolve this issue:
1. Use the RST / pin as a boundary scan
compliance pin. When the pin is deasserted,
the device is boundary scan compliant and
when asserted, the device is non-compliant. To
maintain compliance, the RST / pin must be
driven high.
2. When RST / is asserted during boundary scan
testing, the expected output on the SCSI pins
must be a high-z condition, and not what is
contained in the boundary scan data registers
for the SCSI pin output cells.
Because of package limitations, the
SYM53C825AJ replaces the T EST IN, MAC/
_T EST OUT, BIG_LIT /, and SDIRP1 signals with
the JTAG boundary scan signals.
相關(guān)PDF資料
PDF描述
SYM53C825AE PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器)
SYM53C860 Single-Chip High-Performance PCI-Ultra SCSI (Fast-20) I/O Processor(單片、高性能PCI-超級(jí)SCSI (Fast-20) I/O 處理器)
SYM53C875 PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O處理器)
SYM53C875E PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O 處理器)
SYM53C876E PCI-Dual Channel SCSI Multi-function Controller(PCI-雙通道SCSI多功能控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SYM53C876E(PBGA) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller
SYM53C876E(PQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller
SYM53C885 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
SYM53C896 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER
SYM-63LH+ 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Frequency Mixer